503 Open source projects that are alternatives of or similar to Pp4fpgas Cn

FPGA/hardware design of openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

A scalable High-Level Synthesis framework on MLIR

HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn

Machine learning in FPGAs using HLS

Recipe for FPGA cooking

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.

HLS branch of Halide

PandA-bambu public repository

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Haskell library for hardware description

RISC-V CPU Core (RV32IM)

usb-jtag - Altera USB Blaster Emulation with a FX2

Web Extension for sniffing and downloading HTTP Live streams (HLS)

KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS

Various HDL (Verilog) IP Cores

Hướng dẫn cài đặt stream server và chuyển đổi video thường sang dạng TS Streaming

直播服务器 hls stream online RTMP AMF HLS HTTP-FLV

An abstraction library for interfacing EDA tools

PYNQ Composabe Overlays

Library of approximate arithmetic circuits

FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.

HAL – The Hardware Analyzer

WebRTC/RTSP/RTMP/HTTP/HLS/HTTP-FLV/WebSocket-FLV/HTTP-TS/HTTP-fMP4/WebSocket-TS/WebSocket-fMP4/GB28181 server and client framework based on C++11

CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR

📼 Adaptive Streaming Test Player

🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board

Download from YouTube, Vimeo, PornHub, HLS (M3U8 files) with .NET and JavaScript, Library and desktop app for downloading high quality media

PCI Express DIY hacking toolkit for Xilinx SP605

A simple three-stage RISC-V CPU

Use video.js & vue to play RTMP && HLS streams && playback

An experiment for building gateware for the axiom micro / beta using nmigen and yosys

SDAccel Examples

Fast inference of Boosted Decision Trees in FPGAs

A complete set of H5 player. 这是一套包含UI插件、FLV和HLS解码器的快速上手解决方案，可以按您的业务场景适当调整依赖后重新构建打包。

An example of how to use the Xilinx ISE toolchain from the command line

Repository for basic (and not so basic) Verilog blocks with high re-use potential

A Chrome extension to stream web videos to Roku devices.

📼 Package media content for online streaming(DASH and HLS) using FFmpeg

A Firefox addon written in JavaScript which provides an easy way to keep track of URLs to playlists and subtitles used by Apple HLS, Adobe HDS, MPEG-DASH, and Microsoft Smooth Streaming streams.

An open source library for image processing on FPGA.

Common elements for FPGA Design (FIFOs, RAMs, etc.)

Node.js Video Library / MP4 & FLV parser / MP4 builder / HLS muxer

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.

Webrtc && Nginx && DASH && Quic 学习资料收集，持续更新中

Universal utility for programming FPGA

Homebrew game for homebrew FPGA game console

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

Open Source HLx Examples

Video Game custom chips reverse-engineered from silicon

A simple HLS playlist parser for Java

🧩 Monibuca is a Modularized, Extensible framework for building Streaming Server

Dataflow compiler for QNN inference on FPGAs

QKeras: a quantization deep learning library for Tensorflow Keras

A collection of phase locked loop (PLL) related projects

A FPGA core for the arcade game, Rygar (1986).

Lightweight HTML5 video/audio player with smooth controls and ability to play VAST/VPAID/VMAP ads