295 Open source projects that are alternatives of or similar to pyVHDLParser

Trying to verify Verilog/VHDL designs with formal methods and tools

Official code of our work, Unified Pre-training for Program Understanding and Generation [NAACL 2021].

Simple implementation of cache using VHDL

A Forth CPU and System on a Chip, based on the J1, written in VHDL

Official Code for "Language Models as Zero-Shot Planners: Extracting Actionable Knowledge for Embodied Agents"

A list of papers, docs, codes about model quantization. This repo is aimed to provide the info for model quantization research, we are continuously improving the project. Welcome to PR the works (papers, repositories) that are missed by the repo.

machine learning

VHDL synthesis (based on ghdl)

Code Generation as a Dual Task of Code Summarization.

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/

VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin

Open source software for chip reverse engineering.

HDL symbol generator

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

A GPT, made only of MLPs, in Jax

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

Yet Another VHDL tool

OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...

Dasher text entry in HTML, CSS, JavaScript, and SVG

MEGA65 FPGA core

Jupyter notebooks for Chainer hands-on

Two RX-channel 6 GHz FMCW radar design files

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

API for the GPT-J language model 🦜. Including a FastAPI backend and a streamlit frontend

The Zylin ZPU

📃Language Model based sentences scoring library

Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA

Implementation for "Tying Word Vectors and Word Classifiers: A Loss Framework for Language Modeling"

Cosmos OpenSSD + Hardware and Software source distribution

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Flexible VHDL library

Code for the ICLR 2021 paper "A Distributional Approach to Controlled Text Generation"

Repurposing existing HDL tools to help writing better code

Cross EDA Abstraction and Automation

Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project

Build a Movie Reviews Sentiment Classifier with Google's BERT Language Model

This repository is the backup of XJTU-Tripler project, participating dac19 system design contest

Character-aware Neural Language Model implemented by PyTorch

TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.

OpenN@S: Open-source software to NAS automatic VHDL code generation

VHDL 2008/93/87 simulator

VHDL formatter web online written in typescript

GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.

Next Word Prediction using n-gram Probabilistic Model with various Smoothing Techniques

A Bitcoin miner for the Zynq chip utilizing the Zedboard.

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

A simple I2C minion in VHDL

A reimplementation of a tiny stack CPU

24-hour Automatic Speech Recognition

27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting

Curated list of all NLP Resources

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

MinTL: Minimalist Transfer Learning for Task-Oriented Dialogue Systems

Code for CodeT5: a new code-aware pre-trained encoder-decoder model.

Unofficial implementation of Google's FNet: Mixing Tokens with Fourier Transforms

An open source implementation of CLIP.

Virtual development board for HDL design

🏭 PDF text extraction pipeline: self-hosted, local-first, Docker-based