All Categories → No Category → hardware-designs

Top 12 hardware-designs open source projects

A scientific publication, describing a way to improve microscopy. This repository hosts everything you need to reproduce our results. Read the publication here: https://andrewgyork.github.io/remote_refocus/

✭ 13

python HTML CSS javascript hardware hardware-designs scientific-publications microscopy

CryptoHDL

A list of VHDL codes implementing cryptographic algorithms

✭ 14

VHDL Verilog cryptography aes vhdl ascon hardware-designs gimli cryptographic-primitive cryptographic-algorithms skinny block-ciphers

ruby-vpi

Ruby interface to IEEE 1364-2005 Verilog VPI

✭ 15

ruby c Verilog simulation verification verilog testing-tools hardware-designs

Graphical Datasheets

Code, final versions, and information on the Sparkfun Graphical Datasheets

✭ 89

python arduino hardware-designs graphical-datasheets sparkfun-graphical-datasheets

aciduino

Cheap and DIY make in 1 hour, 2 tracks, 14 patterns, Roland TB-303 step sequencer clone +plus features aimed for musicians and djs to use it on live performance or for the studio create process

✭ 82

c C++music arduino hardware roland hardware-designs tb303 303

munia

Multi-use Nintendo Input Adapter

✭ 18

c C#C++javascript CSS HTML hid retrogaming hardware-designs

RiscvSpecFormal

The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.

✭ 69

haskell shell C++Makefile Nix hardware coq riscv hardware-designs formal-verification riscv-simulator

FreeSK8-Robogotchi-Hardware

Hardware repository for FreeSK8 Robogotchi

✭ 17

hardware-designs robogotchi freesk8

stonne

STONNE: A Simulation Tool for Neural Networks Engines

✭ 57

C++python Cuda c Jupyter Notebook CMake simulator dnn hardware-designs hardware-acceleration

systemc-compiler

This tool translates synthesizable SystemC code to synthesizable SystemVerilog.