LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-39.18%)
OpenfpgaduinoAll open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-44.08%)
KestrelThe Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible the open-source philosophy.
Stars: ✭ 171 (-30.2%)
DegateOpen source software for chip reverse engineering.
Stars: ✭ 156 (-36.33%)
Fpga based cnnFPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.
Stars: ✭ 129 (-47.35%)
AccdnnA compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.
Stars: ✭ 175 (-28.57%)
Chisel3Chisel 3: A Modern Hardware Design Language
Stars: ✭ 2,290 (+834.69%)
Fpga nesFPGA-based Nintendo Entertainment System Emulator
Stars: ✭ 199 (-18.78%)
Sha256Hardware implementation of the SHA-256 cryptographic hash function
Stars: ✭ 160 (-34.69%)
Open Register Design ToolTool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-48.57%)
Wb2axipBus bridges and other odds and ends
Stars: ✭ 177 (-27.76%)
Sv2vSystemVerilog to Verilog conversion
Stars: ✭ 151 (-38.37%)
Red Pitaya NotesNotes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (-16.33%)
SlangSystemVerilog compiler and language services
Stars: ✭ 145 (-40.82%)
Openwifiopen-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+821.22%)
OpentimerA High-performance Timing Analysis Tool for VLSI Systems
Stars: ✭ 213 (-13.06%)
Symbiflow Arch DefsFOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Stars: ✭ 137 (-44.08%)
PoprcA Compiler for the Popr Language
Stars: ✭ 170 (-30.61%)
AesVerilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-46.53%)
RidecoreRIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
Stars: ✭ 199 (-18.78%)
MilkymistSoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU
Stars: ✭ 127 (-48.16%)
MetroboyMetroBoy - A playable, circuit-level simulation of an entire Game Boy
Stars: ✭ 169 (-31.02%)
Cnn Fpga使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用
Stars: ✭ 160 (-34.69%)
Displayport verilogA Verilog implementation of DisplayPort protocol for FPGAs
Stars: ✭ 125 (-48.98%)
Openwifi HwFPGA/hardware design of openwifi
Stars: ✭ 181 (-26.12%)
Fpg1PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console.
Stars: ✭ 159 (-35.1%)
Biriscv32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (-15.1%)
TinytpuImplementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (-37.55%)
FpgaThe USRP™ Hardware Driver FPGA Repository
Stars: ✭ 176 (-28.16%)
Learning Nvdla NotesNVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]
Stars: ✭ 150 (-38.78%)
Fpusynthesiseable ieee 754 floating point library in verilog
Stars: ✭ 214 (-12.65%)
Scale MambaRepository for the SCALE-MAMBA MPC system
Stars: ✭ 147 (-40%)
Ice40 PlaygroundVarious iCE40 cores / projects to play around with (mostly targeted at the icebreaker)
Stars: ✭ 141 (-42.45%)
Verilog 6502A Verilog HDL model of the MOS 6502 CPU
Stars: ✭ 200 (-18.37%)
SimplevoutA Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
Stars: ✭ 139 (-43.27%)
Tinyfpga B SeriesOpen source design files for the TinyFPGA B-Series boards.
Stars: ✭ 173 (-29.39%)
IcesugariCESugar FPGA Board (base on iCE40UP5k)
Stars: ✭ 139 (-43.27%)
SpispyAn open source SPI flash emulator and monitor
Stars: ✭ 220 (-10.2%)
E200 opensourceThis repository hosts the project for open-source hummingbird E203 RISC processor Core.
Stars: ✭ 1,909 (+679.18%)
Verilog I2cVerilog I2C interface for FPGA implementation
Stars: ✭ 171 (-30.2%)
OpenofdmSythesizable, modular Verilog implementation of 802.11 OFDM decoder.
Stars: ✭ 135 (-44.9%)
PiccoloRISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
Stars: ✭ 200 (-18.37%)
Wbuart32A simple, basic, formally verified UART controller
Stars: ✭ 133 (-45.71%)
Sv ParserSystemVerilog parser library fully complient with IEEE 1800-2017
Stars: ✭ 169 (-31.02%)
Fpga Peripherals🌱 ❄️ Collection of open-source peripherals in Verilog
Stars: ✭ 130 (-46.94%)
FluteRISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
Stars: ✭ 210 (-14.29%)
NandlandAll code found on nandland is here. underconstruction.gif
Stars: ✭ 128 (-47.76%)
Fpga Chip8CHIP-8 console on FPGA
Stars: ✭ 169 (-31.02%)
Picorv32PicoRV32 - A Size-Optimized RISC-V CPU
Stars: ✭ 1,856 (+657.55%)
KryonFPGA,Verilog,Python
Stars: ✭ 169 (-31.02%)
ZetOpen source implementation of a x86 processor
Stars: ✭ 216 (-11.84%)
LitepcieSmall footprint and configurable PCIe core
Stars: ✭ 206 (-15.92%)
Basejump stlBaseJump STL: A Standard Template Library for SystemVerilog
Stars: ✭ 179 (-26.94%)