1396 Open source projects that are alternatives of or similar to Mipt Mips

WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]

Riscv32 CPU Project

The RoboCup Soccer Simulator Server

Multi-player spaceship bridge simulator. Captain your starship through adventures with your friends. See https://smcameron.github.io/space-nerds-in-space

a realtime plotting utility for terminal/console with data input from stdin

I don't maintain this project anymore. Feel free to fork it! - Educational MIPS simulator

Digital circuit learning platform

RARS -- RISC-V Assembler and Runtime Simulator

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

A MIPS CPU implemented in Verilog

FPGA-based RISC-V CPU+SoC.

Webots Robot Simulator

Show Me A Graph - Command Line Graphing

A JavaScript simulator to demonstrate the front panel operations of Altair 8800.

32-bit Superscalar RISC-V CPU

OPEM (Open Source PEM Fuel Cell Simulation Tool)

Simple and lightweight source-based multi-platform Linux distribution with musl libc.

Blazing fast hexapod robot simulator for the web.

Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)

RISC-V processor emulator written in Rust+WASM

A cross-platform app that allows for building and simulating FRC electronics in real time.

A game of lonely space adventure

PGDrive: an open-ended driving simulator with infinite scenes from procedural generation

Bullet Physics SDK: real-time collision detection and multi-physics simulation for VR, games, visual effects, robotics, machine learning etc.

Schematics for DLS - The Digital Logic Simulator game http://makingartstudios.itch.io/dls

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

RISC-V CPU Core

A RISC-V simulator

C++ library for Parsing OpenScenario (1.1.1) & OpenDrive files (1.7) ASAM Specifications

Yet another toy CPU.

Veins - The open source vehicular network simulation framework.

PLUTO-GPS-SIM generates a GPS baseband signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.

Highly parallel simulation and optimization of photonic circuits in time and frequency domain based on the deep-learning framework PyTorch

The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

RISC-V Assembler and Runtime Simulator

Open source robotics simulator.

RISC-V CPU Core (RV32IM)

A digital logic simulator

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

Renode - Antmicro's virtual development framework for complex embedded systems

A fast and simple ARM Simulator made for education based upon Unicorn and Keystone engines

Simple, orthogonal 32-bit computer architecture and environment

Pyncov-19: Learn and predict the spread of COVID-19

FLIP Fluids is a powerful liquid simulation plugin that gives you the ability to create high quality fluid effects all within Blender, the free and open source 3D creation suite.

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Open source simulator for maritime robotics researchers

RISC-V Instruction Set Simulator (Built for education).

RT-Thread is an open source IoT operating system.

All CPU and MCU documentation in one place

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Example of CPU simulation in software

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017

The Hybrid Task Graph Scheduler API

A graphical processor simulator and assembly editor for the RISC-V ISA

A curated list of software emulators and simulators of PCs, home computers, mainframes, consoles, robots and much more...

F# RISC-V Instruction Set formal specification

A Forth CPU and System on a Chip, based on the J1, written in VHDL