All Projects → Openwifi → Similar Projects or Alternatives

1271 Open source projects that are alternatives of or similar to Openwifi

SDR Matlab OFDM 802.11n
📡 Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz
Stars: ✭ 44 (-98.05%)
Mutual labels:  zynq, xilinx, sdr, analog-devices, ieee80211, ofdm, ad9361
SDR Matlab LTE
📡 Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz
Stars: ✭ 21 (-99.07%)
Openwifi Hw
FPGA/hardware design of openwifi
Stars: ✭ 181 (-91.98%)
Mutual labels:  verilog, fpga, sdr, software-defined-radio, hls
PothosZynq
DMA source and sink blocks for Xilinx Zynq FPGAs
Stars: ✭ 19 (-99.16%)
Mutual labels:  fpga, zynq, xilinx, dma
eddr3
mirror of https://git.elphel.com/Elphel/eddr3
Stars: ✭ 33 (-98.54%)
Mutual labels:  fpga, zynq, verilog, xilinx
zc pcie dma
DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC
Stars: ✭ 37 (-98.36%)
Mutual labels:  fpga, zynq, xilinx, dma
Deep-DarkFantasy
Global Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-99.29%)
Mutual labels:  fpga, zynq, verilog, xilinx
oscimpDigital
OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
Stars: ✭ 41 (-98.18%)
Mutual labels:  fpga, sdr, software-defined-radio
Fpga readings
Recipe for FPGA cooking
Stars: ✭ 164 (-92.73%)
Mutual labels:  verilog, fpga, hls
prjxray-db
Project X-Ray Database: XC7 Series
Stars: ✭ 52 (-97.7%)
Mutual labels:  fpga, xilinx, xilinx-fpga
Uhd
The USRP™ Hardware Driver Repository
Stars: ✭ 544 (-75.9%)
Mutual labels:  verilog, fpga, sdr
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (-93.58%)
Mutual labels:  fpga, hls, verilog
ezdma
Simple, zero-copy DMA to/from userspace.
Stars: ✭ 70 (-96.9%)
Mutual labels:  zynq, xilinx, dma
SHA256Hasher
SHA-256 IP core for ZedBoard (Zynq SoC)
Stars: ✭ 25 (-98.89%)
Mutual labels:  fpga, zynq, xilinx
Red Pitaya Notes
Notes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (-90.92%)
Mutual labels:  verilog, fpga, sdr
fpga-docker
Tools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (-97.61%)
Mutual labels:  fpga, verilog, xilinx
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (-98.32%)
Mutual labels:  fpga, verilog, xilinx
ZYNQ-NVDLA
NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
Stars: ✭ 144 (-93.62%)
Mutual labels:  fpga, zynq, verilog
1bitSDR
Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (-97.65%)
Mutual labels:  fpga, verilog, sdr
EBAZ4205
Vivado and PetaLinux projects for Zynq EBAZ4205 Board
Stars: ✭ 38 (-98.32%)
Mutual labels:  fpga, zynq, xilinx
intfftk
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-98.09%)
Mutual labels:  fpga, verilog, xilinx
Beagle sdr gps
KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (-86.71%)
Mutual labels:  verilog, fpga, sdr
Sparrow Wifi
Next-Gen GUI-based WiFi and Bluetooth Analyzer for Linux
Stars: ✭ 525 (-76.74%)
Mutual labels:  sdr, wifi
Platformio Core
PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+145.41%)
Mutual labels:  verilog, fpga
Platformio Vscode Ide
PlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (-70.05%)
Mutual labels:  verilog, fpga
Pipecnn
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
Stars: ✭ 775 (-65.66%)
Mutual labels:  fpga, hls
Gr Ieee802 11
IEEE 802.11 a/g/p Transceiver
Stars: ✭ 492 (-78.2%)
Mutual labels:  sdr, wifi
Qspectrumanalyzer
Spectrum analyzer for multiple SDR platforms (PyQtGraph based GUI for soapy_power, hackrf_sweep, rtl_power, rx_power and other backends)
Stars: ✭ 677 (-70%)
Mutual labels:  sdr, software-defined-radio
Gnss Sdr
GNSS-SDR, an open-source software-defined GNSS receiver
Stars: ✭ 801 (-64.51%)
Mutual labels:  sdr, software-defined-radio
Openfpgaduino
All open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-93.93%)
Mutual labels:  verilog, fpga
Zipcpu
A small, light weight, RISC CPU soft core
Stars: ✭ 640 (-71.64%)
Mutual labels:  verilog, fpga
Platformio Atom Ide
PlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (-78.95%)
Mutual labels:  verilog, fpga
Hdl
HDL libraries and projects
Stars: ✭ 727 (-67.79%)
Mutual labels:  verilog, fpga
Spinalhdl
Scala based HDL
Stars: ✭ 696 (-69.16%)
Mutual labels:  verilog, fpga
Openwebrx
Open source, multi-user SDR receiver software with a web interface
Stars: ✭ 813 (-63.98%)
Mutual labels:  sdr, software-defined-radio
Vtr Verilog To Routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Stars: ✭ 466 (-79.35%)
Mutual labels:  verilog, fpga
Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (-57.55%)
Mutual labels:  verilog, fpga
Icestudio
❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (-57.55%)
Mutual labels:  verilog, fpga
Image Processing
Image Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-98.63%)
Mutual labels:  verilog, fpga
Mips Cpu
A MIPS CPU implemented in Verilog
Stars: ✭ 38 (-98.32%)
Mutual labels:  verilog, fpga
Iroha
Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-98.67%)
Mutual labels:  verilog, fpga
Higan Verilog
This is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-98.45%)
Mutual labels:  verilog, fpga
Rsyocto
🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-98.18%)
Mutual labels:  verilog, fpga
Wbscope
A wishbone controlled scope for FPGA's
Stars: ✭ 50 (-97.78%)
Mutual labels:  verilog, fpga
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (-53.88%)
Mutual labels:  verilog, fpga
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (-52.95%)
Mutual labels:  verilog, fpga
Tang e203 mini
LicheeTang 蜂鸟E203 Core
Stars: ✭ 135 (-94.02%)
Mutual labels:  verilog, fpga
Hls4ml
Machine learning in FPGAs using HLS
Stars: ✭ 467 (-79.31%)
Mutual labels:  fpga, hls
Zbasic
A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
Stars: ✭ 27 (-98.8%)
Mutual labels:  verilog, fpga
Hrm Cpu
Human Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-98.09%)
Mutual labels:  verilog, fpga
Electron
A mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-97.7%)
Mutual labels:  verilog, fpga
Connectal
Connectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-94.82%)
Mutual labels:  verilog, fpga
Pysdr
A guide for using Python as a software-defined radio (SDR) framework, for extremely rapid development of SDR apps/research with beautiful GUIs
Stars: ✭ 60 (-97.34%)
Mutual labels:  sdr, software-defined-radio
Halide Hls
HLS branch of Halide
Stars: ✭ 59 (-97.39%)
Mutual labels:  fpga, hls
Core jpeg
High throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-97.16%)
Mutual labels:  verilog, fpga
Jt gng
CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-97.12%)
Mutual labels:  verilog, fpga
Airspy Fmradion
Software decoder for FM/AM broadcast radio with AirSpy R2 / Mini, Airspy HF+, and RTL-SDR
Stars: ✭ 59 (-97.39%)
Mutual labels:  sdr, software-defined-radio
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (-97.16%)
Mutual labels:  verilog, fpga
Wbuart32
A simple, basic, formally verified UART controller
Stars: ✭ 133 (-94.11%)
Mutual labels:  verilog, fpga
Centsdr
CentSDR: tiny handheld standalone software defined receiver with LCD display.
Stars: ✭ 76 (-96.63%)
Mutual labels:  sdr, software-defined-radio
1-60 of 1271 similar projects