SDR Matlab OFDM 802.11n📡 Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz
Stars: ✭ 44 (-98.05%)
SDR Matlab LTE📡 Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz
Stars: ✭ 21 (-99.07%)
Openwifi HwFPGA/hardware design of openwifi
Stars: ✭ 181 (-91.98%)
PothosZynqDMA source and sink blocks for Xilinx Zynq FPGAs
Stars: ✭ 19 (-99.16%)
eddr3mirror of https://git.elphel.com/Elphel/eddr3
Stars: ✭ 33 (-98.54%)
zc pcie dmaDMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC
Stars: ✭ 37 (-98.36%)
Deep-DarkFantasyGlobal Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-99.29%)
oscimpDigitalOscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
Stars: ✭ 41 (-98.18%)
prjxray-dbProject X-Ray Database: XC7 Series
Stars: ✭ 52 (-97.7%)
UhdThe USRP™ Hardware Driver Repository
Stars: ✭ 544 (-75.9%)
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (-93.58%)
ezdmaSimple, zero-copy DMA to/from userspace.
Stars: ✭ 70 (-96.9%)
SHA256HasherSHA-256 IP core for ZedBoard (Zynq SoC)
Stars: ✭ 25 (-98.89%)
Red Pitaya NotesNotes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (-90.92%)
fpga-dockerTools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (-97.61%)
virtioVirtio implementation in SystemVerilog
Stars: ✭ 38 (-98.32%)
ZYNQ-NVDLANVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
Stars: ✭ 144 (-93.62%)
1bitSDRMinimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (-97.65%)
EBAZ4205Vivado and PetaLinux projects for Zynq EBAZ4205 Board
Stars: ✭ 38 (-98.32%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-98.09%)
Beagle sdr gpsKiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (-86.71%)
Sparrow WifiNext-Gen GUI-based WiFi and Bluetooth Analyzer for Linux
Stars: ✭ 525 (-76.74%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+145.41%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (-70.05%)
PipecnnAn OpenCL-based FPGA Accelerator for Convolutional Neural Networks
Stars: ✭ 775 (-65.66%)
QspectrumanalyzerSpectrum analyzer for multiple SDR platforms (PyQtGraph based GUI for soapy_power, hackrf_sweep, rtl_power, rx_power and other backends)
Stars: ✭ 677 (-70%)
Gnss SdrGNSS-SDR, an open-source software-defined GNSS receiver
Stars: ✭ 801 (-64.51%)
OpenfpgaduinoAll open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-93.93%)
ZipcpuA small, light weight, RISC CPU soft core
Stars: ✭ 640 (-71.64%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (-78.95%)
HdlHDL libraries and projects
Stars: ✭ 727 (-67.79%)
SpinalhdlScala based HDL
Stars: ✭ 696 (-69.16%)
OpenwebrxOpen source, multi-user SDR receiver software with a web interface
Stars: ✭ 813 (-63.98%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (-57.55%)
Icestudio❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (-57.55%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-98.63%)
Mips CpuA MIPS CPU implemented in Verilog
Stars: ✭ 38 (-98.32%)
IrohaIntermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-98.67%)
Higan VerilogThis is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-98.45%)
Rsyocto🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-98.18%)
WbscopeA wishbone controlled scope for FPGA's
Stars: ✭ 50 (-97.78%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (-53.88%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (-52.95%)
Hls4mlMachine learning in FPGAs using HLS
Stars: ✭ 467 (-79.31%)
ZbasicA bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
Stars: ✭ 27 (-98.8%)
Hrm CpuHuman Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-98.09%)
ElectronA mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-97.7%)
ConnectalConnectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-94.82%)
PysdrA guide for using Python as a software-defined radio (SDR) framework, for extremely rapid development of SDR apps/research with beautiful GUIs
Stars: ✭ 60 (-97.34%)
Halide HlsHLS branch of Halide
Stars: ✭ 59 (-97.39%)
Core jpegHigh throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-97.16%)
Jt gngCAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-97.12%)
Airspy FmradionSoftware decoder for FM/AM broadcast radio with AirSpy R2 / Mini, Airspy HF+, and RTL-SDR
Stars: ✭ 59 (-97.39%)
J1scA reimplementation of a tiny stack CPU
Stars: ✭ 64 (-97.16%)
Wbuart32A simple, basic, formally verified UART controller
Stars: ✭ 133 (-94.11%)
CentsdrCentSDR: tiny handheld standalone software defined receiver with LCD display.
Stars: ✭ 76 (-96.63%)