922 Open source projects that are alternatives of or similar to sphinxcontrib-hdl-diagrams

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

A simpler static site generator. An alternative to Jekyll. Transforms a directory of templates (of varying types) into HTML.

Universal utility for programming FPGA

ShowDoc is a tool greatly applicable for an IT team to share documents online一个非常适合IT团队的在线API文档、技术文档工具

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.

A library which configures a divider for a RecyclerView.

Ultimately automated DRF documentation rendering(UNMAINTAINED)

QKeras: a quantization deep learning library for Tensorflow Keras

Explain commands using ASCII art

HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing

Static page generator for documenting GraphQL Schema

AGM bitstream utilities and decoded files from Supra

Binary Neural Network on IceStick FPGA.

System on Chip toolkit for Amaranth HDL

Generate markdown documentation from jsdoc-annotated javascript

An opinionated starter kit with styled-system, graphql-hooks, mobx and nextjs (PWA)

SystemRDL 2.0 language compiler front-end

👌🏼 CoreUI is free bootstrap admin template. http://coreui.io

OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

CMod-S6 SoC

Offline documentation browser inspired by Dash

FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit

PostCSS plugin that polyfill Bi-directional CSS properties and values to suppot rtl and ltr rules in all browsers

MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3

Grav RTFM Skeleton

Add right-to-left support to the NativeScript framework

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

OOUI is a modern JavaScript UI library with strong cross-browser support. It is the standard library for MediaWiki and Wikipedia. This is a mirror from https://gerrit.wikimedia.org. Main website:

Peach is a web server for multi-language, real-time synchronization and searchable documentation.

usb-jtag - Altera USB Blaster Emulation with a FX2

A guide to writing an Awesome README. Read the full article in Towards Data Science.

Nozha is a rtl / ltr Admin Panel with Dark Mode

IceChips is a library of all common discrete logic devices in Verilog

Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware

Minimalistic Vue.js based documentation system component

A simple three-stage RISC-V CPU

Fast and searchable Ruby docs

high-performance RTL simulator

Import and export IP-XACT XML register models

Display Django permissions in a HTML table that is translatable and easily customized.

Adds RTL support to Mattermost

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

Random ideas and interesting ideas for things we hope to eventually do.

A litecoin scrypt miner implemented with FPGA on-chip memory.

tbls is a CI-Friendly tool for document a database, written in Go.

Open source implementation of a x86 processor

An experiment for building gateware for the axiom micro / beta using nmigen and yosys

Easily create front-end style guides with Markdown and Sass/SCSS.

API Documentation for Python Projects

PlutoSDR Firmware

Fast inference of Boosted Decision Trees in FPGAs

The comprehensive Markdown reference guide.

C/C++ library for dynamic data structures, regular expressions, lexical analysis & more...

An example of how to use the Xilinx ISE toolchain from the command line

A stub repository for GAMS-based models with associated tools.

Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).

Insert NumPy style docstrings in Python functions.