915 Open source projects that are alternatives of or similar to spydrnet

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

Cross EDA Abstraction and Automation

Digital circuit learning platform

WAL enables programmable waveform analysis.

PCB Design Language: A programming way to design schematics.

Generate UVM register model from compiled SystemRDL input

A low cost FPGA development board for absolute newbies

A Just-In-Time Compiler for Verilog from VMware Research

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

SystemRDL 2.0 language compiler front-end

Application transformation tool

Precisely align, move, and measure+match objects and mesh parts in your 3D scenes.

A scientific publication, describing a way to improve microscopy. This repository hosts everything you need to reproduce our results. Read the publication here: https://andrewgyork.github.io/remote_refocus/

📚 💻 Great Resources for Electronics Enthusiasts

IceChips is a library of all common discrete logic devices in Verilog

Transient Array Radio Telescope

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

Code generation tool for configuration and status registers

Caffe to VHDL

GPGPU microprocessor architecture

Connectal is a framework for software-driven hardware development.

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Space Invaders game implemented with VHDL

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

A High-performance Timing Analysis Tool for VLSI Systems

A powerful, innovative and intuitive EDA tool for everyone!

2D/3D geometry package for Elm

Toolset to capture, simulate, synthesize and verify graph models

Cheap and DIY make in 1 hour, 2 tracks, 14 patterns, Roland TB-303 step sequencer clone +plus features aimed for musicians and djs to use it on live performance or for the studio create process

The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, model checking, and semantics analysis. The RISC-V processor model can be output as Verilog and simulated/synthesized using standard Verilog tools.

Simple, clear, and organized object oriented approach to LabVIEW

Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits

Import and export IP-XACT XML register models

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

HW Design: A Functional Approach

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

HAL – The Hardware Analyzer

An abstraction library for interfacing EDA tools

VLSI EDA Global Router

A curated list of awesome open source hardware design tools

This repository contains iCEBreaker examples for Amaranth HDL.

Simple, orthogonal 32-bit computer architecture and environment

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Scots Army Knife for electronics

All open source file and project for OpenFPGAduino project

Package manager and build abstraction tool for FPGA/ASIC development

High-speed LaserDisc RF sampler

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

Turning .NET assemblies into FPGA hardware for faster execution and lower power usage. See the Readme and https://hastlayer.com.

Simple and Ideal Circuit Simulation

ACT hardware description language and core tools.

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

Open source ultrasound processing modules and building blocks

The Task Parallel System Composer (TaPaSCo)

distributed data sync with operational transformation/transforms