667 Open source projects that are alternatives of or similar to vericert

RISC-V CPU Core (RV32IM)

Verifying concurrent crash-safe systems

Cosette is an automated SQL solver.

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Ruby interface to IEEE 1364-2005 Verilog VPI

A List of Free and Open Source Hardware Verification Tools and Frameworks

The Language for Smart Legal Contracts

A core language for rule-based hardware design 🦑

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

PCIe (1.0a to 2.0) Virtual host model for verilog

CoqHammer: An Automated Reasoning Hammer Tool for Coq - Proof Automation for Dependent Type Theory

Recipe for FPGA cooking

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Simple 3-stage pipeline RISC-V processor

Intermediate Memory Model (IMM) and compilation correctness proofs for it

MOS6581 SID chip emulator in SystemVerilog

Customisable OTP view and Passcode view

This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lines.

Virtual development board for HDL design

Docker container for creating valid local ssl certificates

Sphinx Extension which generates various types of diagrams from Verilog code.

A scalable and accurate probabilistic network configuration analyzer verifying network properties in the face of random failures.

Fact Extraction and VERification baseline published in NAACL2018

Firebase Spring Boot Rest API Authentication

WAL enables programmable waveform analysis.

🔑 Helper class to verify one's identity via personal channels(SMS, Phone, E-Mail and more!)

A fast SAT solver

Collection of scripts to improve the output of coqdoc [maintainers=@chdoc,@palmskog]

An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.

Compilation and Verification of Data-Centric Languages

Software for verifying weather forecasts

VATA Tree Automata Library

Convert Haskell source code to Coq source code.

FPGA-based JPEG-LS image compressor.

generative programming & verification

验证码 && 密码 校验View（类似于支付宝、网商银行等密码校验框）

FAST-9 Accelerator for Corner Detection

A Platform for High-Level Parametric Hardware Specification and its Modular Verification

Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).

Cross-platform, generic language, Pact provider verification tool

Modern port of Melanie Mitchell's and Douglas Hofstadter's Copycat

Formalization of the polymorphic lambda calculus and its parametricity theorem

A Vivado HLS Command Line Helper Tool

🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.

Variations on Kirby & Paris' hydra battles and other entertaining math in Coq (collaborative, documented, includes exercises) [maintainer=@Casteran]

Proof Updater Mechanically Passing Knowledge Into New Proofs, Assisting The Coq Hacker

Small Processing Unit 32: A compact RV32I CPU written in Verilog

Suite of tools for retrieving USGS NWIS observations and evaluating National Water Model (NWM) data.

(subjective) overview of projects which are related both to python and semantic technologies (RDF, OWL, Reasoning, ...)

The best possible way to verify and validate an email address.

Virtio implementation in SystemVerilog

Facilitates building open source tools for working with hardware description languages (HDLs)

Archive for all Coq related OPAM packages organized in various repositories

A RDF vocabulary for OER content on the web.

A Hardware Construct Language

A library of mechanised undecidability proofs in the Coq proof assistant.

Template project for program verification in Coq

SpinalHDL - Cryptography libraries

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools