RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (-57.14%)
PeakRDL-ipxactImport and export IP-XACT XML register models
Stars: ✭ 21 (-83.33%)
RiscvRISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+115.87%)
AesVerilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (+3.97%)
LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (+18.25%)
Biriscv32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+65.08%)
LivehdLive Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-12.7%)
CoresVarious HDL (Verilog) IP Cores
Stars: ✭ 271 (+115.08%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+660.32%)
PeakRDL-uvmGenerate UVM register model from compiled SystemRDL input
Stars: ✭ 25 (-80.16%)
xedaCross EDA Abstraction and Automation
Stars: ✭ 25 (-80.16%)
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (-31.75%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+114.29%)
OpenlaneOpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Stars: ✭ 293 (+132.54%)
VerilogRepository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+134.92%)
ReduceronFPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (+144.44%)
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+247.62%)
Open Fpga Verilog TutorialLearn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464 (+268.25%)
NyuziprocessorGPGPU microprocessor architecture
Stars: ✭ 1,351 (+972.22%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+4296.03%)
AutofpgaA utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-14.29%)
VgasimA Video display simulator
Stars: ✭ 94 (-25.4%)
OpenpitonThe OpenPiton Platform
Stars: ✭ 282 (+123.81%)
Icezum🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board
Stars: ✭ 280 (+122.22%)
Beagle sdr gpsKiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (+138.1%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+276.98%)
FusesocPackage manager and build abstraction tool for FPGA/ASIC development
Stars: ✭ 607 (+381.75%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+452.38%)
ConnectalConnectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-7.14%)
CascadeA Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (+227.78%)
Apio🌱 Open source ecosystem for open FPGA boards
Stars: ✭ 366 (+190.48%)
OpenroadOpenROAD's unified application implementing an RTL-to-GDS Flow
Stars: ✭ 270 (+114.29%)
UhdThe USRP™ Hardware Driver Repository
Stars: ✭ 544 (+331.75%)
Embedded Neural Network collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
Stars: ✭ 495 (+292.86%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+436.51%)
ZipcpuA small, light weight, RISC CPU soft core
Stars: ✭ 640 (+407.94%)
HdlHDL libraries and projects
Stars: ✭ 727 (+476.98%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-75.4%)
OphidianOphidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-74.6%)
Skywater PdkOpen source process design kit for usage with SkyWater Technology Foundry's 130nm node.
Stars: ✭ 1,765 (+1300.79%)
Higan VerilogThis is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-72.22%)
Icestudio❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+660.32%)
Hrm CpuHuman Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-65.87%)
Rsyocto🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-67.46%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+726.19%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+742.86%)
IrohaIntermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-76.19%)
Mips CpuA MIPS CPU implemented in Verilog
Stars: ✭ 38 (-69.84%)
WbscopeA wishbone controlled scope for FPGA's
Stars: ✭ 50 (-60.32%)
ElectronA mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-58.73%)
J1scA reimplementation of a tiny stack CPU
Stars: ✭ 64 (-49.21%)
Core jpegHigh throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-49.21%)
Jt gngCAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-48.41%)
Vm80ai8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-9.52%)