411 Open source projects that are alternatives of or similar to PeakRDL-ipxact

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Generate UVM register model from compiled SystemRDL input

SystemRDL 2.0 language compiler front-end

Code generation tool for configuration and status registers

FPGA CryptoNight V7 Minner

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

DFiant: A Dataflow Hardware Descripition Language

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Verilog to Routing -- Open Source CAD Flow for FPGA Research

An abstraction library for interfacing EDA tools

Package manager and build abstraction tool for FPGA/ASIC development

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

RISC-V CPU Core (RV32IM)

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

VUnit is a unit testing framework for VHDL/SystemVerilog

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

RISC-V Cores, SoC platforms and SoCs

Various HDL (Verilog) IP Cores

IceChips is a library of all common discrete logic devices in Verilog

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Video Game custom chips reverse-engineered from silicon

Haskell to VHDL/Verilog/SystemVerilog compiler

HW Design: A Functional Approach

32-bit Superscalar RISC-V CPU

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

A curated list of awesome open source hardware design tools

Cross EDA Abstraction and Automation

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

A padring generator for ASICs

RISC-V Cores, SoC platforms and SoCs

microcontroller-based FPGA / JTAG programmer

No description or website provided.

PDP-6 Emulator

Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

Accelerated Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators

Chisel components for FPGA projects

The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.

FPGA-based JPEG-LS image compressor.

VT220-compatible console on Cyclone IV EP4CE55F23I7

Library for VLSI CAD Design Useful parsers and solvers' api are implemented.

Upduino v2 with the ice40 up5k FPGA demos

PandA-bambu public repository

Simple and Ideal Circuit Simulation

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

Low-cost ECP5 FPGA development board

Bitcoin Stratum Pool Plugin ⛏ 📦 🔌

Drop In USB CDC ACM core for iCE40 FPGA

Yet Another RISC-V Implementation

WAL enables programmable waveform analysis.

Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA

This repo is for ECE44x (Fall2015-Spring2016)

DMA source and sink blocks for Xilinx Zynq FPGAs

Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)

Powerful rapid automatic EDA and feature engineering library with a very easy to use API 🌟

An Implementation of CAdES, XAdES, PAdES and ASiC for Windows in C++

Librería para la evaluación de calidad de datos, e interacción con el portal de datos.gov.co

This repository consist of a 50-day program. All the statistics required for the complete understanding of data science will be uploaded in this repository.