410 Open source projects that are alternatives of or similar to Systemrdl Compiler

Code generation tool for configuration and status registers

Import and export IP-XACT XML register models

Generate UVM register model from compiled SystemRDL input

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

32-bit Superscalar RISC-V CPU

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Various HDL (Verilog) IP Cores

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

A padring generator for ASICs

Cross EDA Abstraction and Automation

An abstraction library for interfacing EDA tools

HW Design: A Functional Approach

FPGA CryptoNight V7 Minner

Haskell to VHDL/Verilog/SystemVerilog compiler

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Video Game custom chips reverse-engineered from silicon

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

A curated list of awesome open source hardware design tools

IceChips is a library of all common discrete logic devices in Verilog

RISC-V Cores, SoC platforms and SoCs

VUnit is a unit testing framework for VHDL/SystemVerilog

RISC-V CPU Core (RV32IM)

RISC-V Cores, SoC platforms and SoCs

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Package manager and build abstraction tool for FPGA/ASIC development

DFiant: A Dataflow Hardware Descripition Language

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Human Resource Machine - CPU Design #HRM

Dr. CU, VLSI Detailed Routing Tool Developed by CUHK

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

A MIPS CPU implemented in Verilog

Rsyn – An Extensible Physical Synthesis Framework

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

Retro Z80 computer for the Pano Logic Thin Client

This is a higan/Verilator co-simulation example/framework

A reimplementation of a tiny stack CPU

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

A Python package for physyological's signals processing

PCB Design Language: A programming way to design schematics.

The Antikernel operating system project

High throughput JPEG decoder in Verilog for FPGA

Image Processing Toolbox in Verilog using Basys3 FPGA

FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.

❄️ Visual editor for open FPGA boards

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

Implementations of the Simon and Speck Block Ciphers

HLS branch of Halide

Kaggle에서 진행하는 경진대회의 코드를 올려둔 공간입니다.

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

Caffe to VHDL

Toolset to capture, simulate, synthesize and verify graph models

Is there a relationship between popularity of a given technology on Stack Overflow (SO) and Hacker News (HN)? And a few words about causality

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

A powerful, innovative and intuitive EDA tool for everyone!

FPGA 101 - Workshop materials

Automatic GPU, TPU, FPGA, Xeon Phi, Multithreaded, Distributed, etc. offloading for scientific machine learning (SciML) and differential equations