374 Open source projects that are alternatives of or similar to FAST9-Accelerator

A Lenet ASIC Accelerator targeting minimum number of cycles

TinyGarble: Logic Synthesis and Sequential Descriptions for Yao's Garbled Circuits

Open Source HTTP Reverse Proxy Cache and Time Series Dashboard Accelerator

QKeras: a quantization deep learning library for Tensorflow Keras

A lightweight well-featured CLI downloader optimized for speed and early preview.

【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。

A simple, fast and interruptable download accelerator, written in Rust

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz

An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP

Riverbed Community Toolkit is a public toolkit for Riverbed Solutions engineering and integration

Lantern官方版本下载 蓝灯 翻墙 代理 科学上网 外网 加速器 梯子 路由 proxy vpn circumvention gfw

Generate an accelerator extension that makes your Antlr parser in Python super-fast!

FPGA Accelerator for CNN using Vivado HLS

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

Lantern官方版本下载 蓝灯 翻墙 代理 科学上网 外网 加速器 梯子 路由 lantern proxy vpn censorship-circumvention censorship gfw accelerator

SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!

Add keyboard shortcuts locally to a BrowserWindow instance, without using a Menu

Facilitates building open source tools for working with hardware description languages (HDLs)

Accelerator Toolbox

The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.

A reading list for deep graph learning acceleration.

Programmable multichannel ADPCM decoder for FPGA

Docker Development Environment for SpinalHDL

TULINGX(图灵)VPN下载页 翻墙 代理 科学上网 外网 加速器 梯子 路由

Code-based Incremental Generator

支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017

A faster re-implementation of the FAST-9 algorithm (C++, with C bindings available)

The AWS Secure Environment Accelerator is a tool designed to help deploy and operate secure multi-account, multi-region AWS environments on an ongoing basis. The power of the solution is the configuration file which enables the completely automated deployment of customizable architectures within AWS without changing a single line of code.

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

A Stable & Secure Tunnel based on KCP with N:M multiplexing and FEC. Available for ARM, MIPS, 386 and AMD64。KCPプロトコルに基づく安全なトンネル。KCP 프로토콜을 기반으로 하는 보안 터널입니다。

Yet Another Tetris on FPGA Implementation

A simple and fast download accelerator, written in Rust

Virtio implementation in SystemVerilog

oneAPI Specification source files

Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.

POWER9 gzip engine documentation and code samples

Lattice iCE40: development platform for PlatformIO

Jenkins X provides automated CI+CD for Kubernetes with Preview Environments on Pull Requests using Cloud Native pipelines from Tekton

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

The New Official Aparapi: a framework for executing native Java and Scala code on the GPU.

Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).

⚡ KCP - A Fast and Reliable ARQ Protocol

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

A Modeling and Verification Platform for SoCs using ILAs

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Berkeley's Spatial Array Generator

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

EVEREST: e-Versatile Research Stick for peoples

A Hardware Construct Language

一个数字变化效果的计数器视图控件

New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi standard. Supports DDR and SRD tranfser!

Open Source HTTP Reverse Proxy Cache and Time Series Dashboard Accelerator

A programming language for FPGAs.

Tools for running FPGA vendor toolchains with Docker

Sphinx Extension which generates various types of diagrams from Verilog code.

Small Processing Unit 32: A compact RV32I CPU written in Verilog

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Cross EDA Abstraction and Automation

A collection of debugging busses developed and presented at zipcpu.com