GplgpuGPL v3 2D/3D graphics engine in verilog
Stars: ✭ 515 (+717.46%)
Mist BoardCore sources and tools for the MIST board
Stars: ✭ 350 (+455.56%)
MulticompSimple custom computer on a FPGA
Stars: ✭ 8 (-87.3%)
simple-riscvA simple three-stage RISC-V CPU
Stars: ✭ 14 (-77.78%)
Fpga BbcAcorn BBC Micro on an Altera DE1 FPGA board
Stars: ✭ 14 (-77.78%)
Awesome HdlHardware Description Languages
Stars: ✭ 385 (+511.11%)
HalHAL – The Hardware Analyzer
Stars: ✭ 298 (+373.02%)
fpga puf🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
Stars: ✭ 44 (-30.16%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+1420.63%)
Cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+1074.6%)
ScaffoldDonjon hardware tool for circuits security evaluation
Stars: ✭ 43 (-31.75%)
Parallella HwParallella board design files
Stars: ✭ 389 (+517.46%)
MicrowattA tiny Open POWER ISA softcore written in VHDL 2008
Stars: ✭ 383 (+507.94%)
Spi FpgaSPI master and slave for FPGA written in VHDL
Stars: ✭ 50 (-20.63%)
F32cA 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Stars: ✭ 338 (+436.51%)
AesAES-128 hardware implementation
Stars: ✭ 25 (-60.32%)
Csi2rxOpen Source 4k CSI-2 Rx core for Xilinx FPGAs
Stars: ✭ 266 (+322.22%)
FlearadioDigital FM Radio Receiver for FPGA
Stars: ✭ 36 (-42.86%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-31.75%)
I2s Interface VhdlA simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.
Stars: ✭ 6 (-90.48%)
vcdVCD file (Value Change Dump) command line viewer
Stars: ✭ 40 (-36.51%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-50.79%)
Sha 256 HdlAn implementation of original SHA-256 hash function in (RTL) VHDL
Stars: ✭ 6 (-90.48%)
Fpga FftA highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
Stars: ✭ 45 (-28.57%)
Fpga webserverA work-in-progress for what is to be a software-free web server for static content.
Stars: ✭ 762 (+1109.52%)
Lxp32 CpuA lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
Stars: ✭ 27 (-57.14%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+1004.76%)
Aws FpgaOfficial repository of the AWS EC2 FPGA Hardware and Software Development Kit
Stars: ✭ 1,091 (+1631.75%)
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+595.24%)
GcvideoGameCube Digital AV converter
Stars: ✭ 385 (+511.11%)
VhdlVHDL Samples
Stars: ✭ 40 (-36.51%)
RewireExperimental compiler for a subset of Haskell to VHDL
Stars: ✭ 10 (-84.13%)
Riscv vhdlPortable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+465.08%)
Sublime VhdlVHDL Package for Sublime Text
Stars: ✭ 58 (-7.94%)
NvcVHDL compiler and simulator
Stars: ✭ 347 (+450.79%)
NexyspsramAXI PSRAM Controller IP for use with Digilent Nexys 4
Stars: ✭ 7 (-88.89%)
Dsi ShieldArduino MIPI DSI Shield
Stars: ✭ 330 (+423.81%)
Open Source Fpga Bitcoin MinerA completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.
Stars: ✭ 989 (+1469.84%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+328.57%)
OpenrioContains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
Stars: ✭ 23 (-63.49%)
Opl3 fpgaReverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer
Stars: ✭ 255 (+304.76%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1552.38%)
SmartVHDLSublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)
Stars: ✭ 12 (-80.95%)
AudioxtreamerASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.
Stars: ✭ 22 (-65.08%)
dockerScripts to build and use docker images including GHDL
Stars: ✭ 27 (-57.14%)
OphidianOphidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-49.21%)
Q2727-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
Stars: ✭ 60 (-4.76%)
Haddoc2Caffe to VHDL
Stars: ✭ 57 (-9.52%)
ReonvReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
Stars: ✭ 47 (-25.4%)
Vhdl ModeA package for Sublime Text that aids coding in the VHDL language.
Stars: ✭ 31 (-50.79%)