601 Open source projects that are alternatives of or similar to verilog-sid-mos6581

SIDKick -- the first complete SID 6581/8580-drop-in-replacement that you can build yourself

A simple, basic, formally verified UART controller

Sphinx Extension which generates various types of diagrams from Verilog code.

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

FPGA 101 - Workshop materials

The Antikernel operating system project

Cross EDA Abstraction and Automation

i8080 precise replica in Verilog, based on reverse engineering of real die

FPGA/hardware design of openwifi

Yet Another Tetris on FPGA Implementation

Notes on the Red Pitaya Open Source Instrument

Virtio implementation in SystemVerilog

A mixed signal netlist language (pre-alpha)

Example designs showing different ways to use SymbiFlow toolchains.

High throughput JPEG decoder in Verilog for FPGA

A utility for Composing FPGA designs from Peripherals

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Compact FPGA game console

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

Recipe for FPGA cooking

SID-based chiptune tracker for android

CHIP-8 console on FPGA

Docker Development Environment for SpinalHDL

Tools for running FPGA vendor toolchains with Docker

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

A wishbone controlled scope for FPGA's

Code generation tool for configuration and status registers

A FPGA friendly 32 bit RISC-V CPU implementation

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

A reimplementation of a tiny stack CPU

FPGA-based RISC-V CPU+SoC.

Human Resource Machine - CPU Design #HRM

Programmable multichannel ADPCM decoder for FPGA

GPGPU microprocessor architecture

A programming language for FPGAs.

A Video display simulator

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Connectal is a framework for software-driven hardware development.

LicheeTang 蜂鸟E203 Core

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Lattice iCE40: development platform for PlatformIO

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。

Bus bridges and other odds and ends

Verilog Generator of Neural Net Digit Detector for FPGA

All open source file and project for OpenFPGAduino project

Port of reSID, a MOS6581 SID emulator engine, to Rust

Must-have verilog systemverilog modules

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

CNN acceleration on virtex-7 FPGA with verilog HDL

Small Processing Unit 32: A compact RV32I CPU written in Verilog

This is a higan/Verilator co-simulation example/framework

A MIPS CPU implemented in Verilog

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

32-bit Superscalar RISC-V CPU

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!