RewireExperimental compiler for a subset of Haskell to VHDL
Stars: ✭ 10 (-95.33%)
Ethernet macTri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
Stars: ✭ 95 (-55.61%)
NexyspsramAXI PSRAM Controller IP for use with Digilent Nexys 4
Stars: ✭ 7 (-96.73%)
Hardh264A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.
Stars: ✭ 155 (-27.57%)
OpenrioContains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
Stars: ✭ 23 (-89.25%)
Freezing SpiceA pipelined RISCV implementation in VHDL
Stars: ✭ 90 (-57.94%)
AudioxtreamerASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.
Stars: ✭ 22 (-89.72%)
Hdl4fpgaVHDL library 4 FPGAs
Stars: ✭ 120 (-43.93%)
Zedboard audioA Audio Interface for the Zedboard
Stars: ✭ 16 (-92.52%)
PatmosPatmos is a time-predictable VLIW processor, and the processor for the T-CREST project
Stars: ✭ 85 (-60.28%)
I2s Interface VhdlA simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.
Stars: ✭ 6 (-97.2%)
Fpga displayportAn implementation of DisplayPort protocol for FPGAs
Stars: ✭ 192 (-10.28%)
Sha 256 HdlAn implementation of original SHA-256 hash function in (RTL) VHDL
Stars: ✭ 6 (-97.2%)
Pynq DlXilinx Deep Learning IP
Stars: ✭ 84 (-60.75%)
Fpga webserverA work-in-progress for what is to be a software-free web server for static content.
Stars: ✭ 762 (+256.07%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+225.23%)
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+104.67%)
Vna2Second version of homemade 30 MHz - 6 GHz VNA
Stars: ✭ 150 (-29.91%)
GcvideoGameCube Digital AV converter
Stars: ✭ 385 (+79.91%)
YafcYet Another Forth Core...
Stars: ✭ 68 (-68.22%)
NeppielightFPGA-based HDMI ambient lighting
Stars: ✭ 114 (-46.73%)
Riscv vhdlPortable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+66.36%)
NvcVHDL compiler and simulator
Stars: ✭ 347 (+62.15%)
Bladerf WiphybladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem
Stars: ✭ 203 (-5.14%)
Dsi ShieldArduino MIPI DSI Shield
Stars: ✭ 330 (+54.21%)
Sublime VhdlVHDL Package for Sublime Text
Stars: ✭ 58 (-72.9%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+26.17%)
FpgbaGBA on FPGA
Stars: ✭ 113 (-47.2%)
Opl3 fpgaReverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer
Stars: ✭ 255 (+19.16%)
Aws FpgaOfficial repository of the AWS EC2 FPGA Hardware and Software Development Kit
Stars: ✭ 1,091 (+409.81%)
SmartVHDLSublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)
Stars: ✭ 12 (-94.39%)
dockerScripts to build and use docker images including GHDL
Stars: ✭ 27 (-87.38%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+386.45%)
vcdVCD file (Value Change Dump) command line viewer
Stars: ✭ 40 (-81.31%)
Nexys4ddrVarious projects for the Nexys4DDR board from Digilent
Stars: ✭ 110 (-48.6%)
CryptoHDLA list of VHDL codes implementing cryptographic algorithms
Stars: ✭ 14 (-93.46%)
Fpga FftA highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
Stars: ✭ 45 (-78.97%)
mathUseful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-92.99%)
PotatoA simple RISC-V processor for use in FPGA designs.
Stars: ✭ 181 (-15.42%)
PoC-ExamplesThis repository contains synthesizable examples which use the PoC-Library.
Stars: ✭ 27 (-87.38%)
VhdlVHDL Samples
Stars: ✭ 40 (-81.31%)
fphdlVHDL-2008 Support Library
Stars: ✭ 36 (-83.18%)
Neorv32A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (-50.47%)
JSON-for-VHDLA JSON library implemented in VHDL.
Stars: ✭ 56 (-73.83%)
Open Source Fpga Bitcoin MinerA completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.
Stars: ✭ 989 (+362.15%)
symbolatorHDL symbol generator
Stars: ✭ 123 (-42.52%)
Vhdl libLibrary of VHDL components that are useful in larger designs.
Stars: ✭ 139 (-35.05%)
OphidianOphidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-85.05%)
Awesome Model QuantizationA list of papers, docs, codes about model quantization. This repo is aimed to provide the info for model quantization research, we are continuously improving the project. Welcome to PR the works (papers, repositories) that are missed by the repo.
Stars: ✭ 200 (-6.54%)
DegateOpen source software for chip reverse engineering.
Stars: ✭ 156 (-27.1%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+347.66%)