342 Open source projects that are alternatives of or similar to Accdnn

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog version of Z-scale (deprecated)

Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)

🌱 ❄️ Collection of open-source peripherals in Verilog

RePlAce global placement tool

NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]

Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code

FPGA,Verilog,Python

Test suite designed to check compliance with the SystemVerilog standard.

iCESugar FPGA Board (base on iCE40UP5k)

A simple, basic, formally verified UART controller

Repurposing existing HDL tools to help writing better code

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

All code found on nandland is here. underconstruction.gif

CHIP-8 console on FPGA

A Verilog implementation of DisplayPort protocol for FPGAs

Repository for the SCALE-MAMBA MPC system

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.

Verilog I2C interface for FPGA implementation

Core description files for FuseSoC

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

A utility for Composing FPGA designs from Peripherals

使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用

A convolutional neural network implemented in hardware (verilog)

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

LicheeTang 蜂鸟E203 Core

浙江大学计算机体系结构课程实验

Open source software for chip reverse engineering.

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Verilog SDRAM memory controller

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

SystemVerilog to Verilog conversion

SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU

The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible the open-source philosophy.

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

NES in Verilog

MetroBoy - A playable, circuit-level simulation of an entire Game Boy

SystemVerilog language server

SystemVerilog compiler and language services

Connectal is a framework for software-driven hardware development.

一步一步写MIPS CPU

i8080 precise replica in Verilog, based on reverse engineering of real die

Chisel 3: A Modern Hardware Design Language

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

Recipe for FPGA cooking

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器

A Compiler for the Popr Language

All open source file and project for OpenFPGAduino project

Dreamcast HDMI

Hardware implementation of the SHA-256 cryptographic hash function

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

Verilog UART

Open source design files for the TinyFPGA B-Series boards.

SystemVerilog parser library fully complient with IEEE 1800-2017

PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console.

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.