323 Open source projects that are alternatives of or similar to carrot-pool

Bitcoin Stratum Pool Plugin ⛏ 📦 🔌

The core components of the blockchain wallet backend, support a variety of blockchain address generation and offline signatures

gdax_bot - Micro dollar cost averaging for crypto

Telegram Auto Mining Bitcoins In Termux

MPOS stands for Mining Portal Open Source. Issue tracker is now closed since it's not maintained anymore.

www.balletcrypto.org/

Hive OS client for ASICs

Bitcoin private key brute force tool, written in python. Also can be used as a bitcoin wallet generator.

Make Crypto Payment Easy 让数字货币支付更简单

The all-new PoCC pool software; "Fortunes are mined here"

Cryptocurrency ASIC mining hardware monitor using a simple web interface

No description or website provided.

Comprehensive Bitcoin development library for iOS, implemented on Swift. SPV wallet implementation for Bitcoin, Bitcoin Cash, Litecoin and Dash blockchains. Fully compliant with existing standards and BIPs.

NPlusMiner + GUI | NVIDIA/AMD/CPU miner | AI | Autoupdate | MultiRig remote management

Stratum server for bcoin

SystemRDL 2.0 language compiler front-end

Bitcoin Cash projects & resources

Code generation tool for configuration and status registers

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

The simplest way to write data to Bitcoin Cash blockchain

base on crypto module

VUnit is a unit testing framework for VHDL/SystemVerilog

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

A curated list of awesome open source hardware design tools

Various HDL (Verilog) IP Cores

Qwertycoin is a decentralized peer-to-peer protocol for safe payments worldwide.

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

sha256, hmac with sha256 and pbkdf2 with hmac-sha256 in one header file

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

A simple brute forcer written in GO for SHA1, SHA256, SHA512, MD5 and bcrypt

Haskell to VHDL/Verilog/SystemVerilog compiler

Stratum <-> Stratum Proxy and optimizer for ethminer

RISC-V Cores, SoC platforms and SoCs

Backend code challenge

Digital Signature Service : creation, extension and validation of advanced electronic signatures

Who are the people behind the mining industry in Mozambique? A partial answer can be found by connecting minerals concessions to the people who control the licensed exploration and mining companies. Accessible at: https://ancir.github.io/mozambique/bigshots/

RISC-V CPU Core (RV32IM)

CryptoKnight is a general purpose cryptography desktop app

Awesome ASIC design verification

Secure TLS tunnel with pool of prepared upstream connections

Money Creation Made Easy

Video Game custom chips reverse-engineered from silicon

Bitcoin SV Library for Java

An extensible HD Wallet Address management utility

Control your mining rigs remotely.

DFiant: A Dataflow Hardware Descripition Language

FPGA CryptoNight V7 Minner

Reverse-engineered schematics for DMG-CPU-B

Generate UVM register model from compiled SystemRDL input

Repository gathering basic modules for CDC purpose

SHA-256 IP core for ZedBoard (Zynq SoC)

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

32-bit Superscalar RISC-V CPU

Berkeley's Spatial Array Generator

Extensible profit switcher for crypto coins and algorithms

HW Design: A Functional Approach

Import and export IP-XACT XML register models

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.