342 Open source projects that are alternatives of or similar to Fpga_nes

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

PicoRV32 - A Size-Optimized RISC-V CPU

PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console.

iCESugar FPGA Board (base on iCE40UP5k)

Verilog version of Z-scale (deprecated)

FPGA,Verilog,Python

🌱 ❄️ Collection of open-source peripherals in Verilog

Open source design files for the TinyFPGA B-Series boards.

Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code

NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

Test suite designed to check compliance with the SystemVerilog standard.

CHIP-8 console on FPGA

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

Verilog UART

A simple, basic, formally verified UART controller

使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用

All code found on nandland is here. underconstruction.gif

FPGA/hardware design of openwifi

A Verilog implementation of DisplayPort protocol for FPGAs

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.

Verilog I2C interface for FPGA implementation

Core description files for FuseSoC

Repository for the SCALE-MAMBA MPC system

Chisel 3: A Modern Hardware Design Language

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Verilog SDRAM memory controller

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.

All open source file and project for OpenFPGAduino project

MetroBoy - A playable, circuit-level simulation of an entire Game Boy

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

BaseJump STL: A Standard Template Library for SystemVerilog

LicheeTang 蜂鸟E203 Core

Recipe for FPGA cooking

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

一步一步写MIPS CPU

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

Hardware implementation of the SHA-256 cryptographic hash function

SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU

RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Open source software for chip reverse engineering.

NES in Verilog

The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible the open-source philosophy.

SystemVerilog language server

SystemVerilog to Verilog conversion

Connectal is a framework for software-driven hardware development.

Bus bridges and other odds and ends

i8080 precise replica in Verilog, based on reverse engineering of real die

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

A Compiler for the Popr Language

SystemVerilog compiler and language services

RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)

Verilog Generator of Neural Net Digit Detector for FPGA

The USRP™ Hardware Driver FPGA Repository

SystemVerilog parser library fully complient with IEEE 1800-2017

Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)