Cpus CaddrFPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs
Stars: ✭ 72 (-23.4%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+1029.79%)
Vga to asciiRealtime VGA to ASCII Art converter
Stars: ✭ 35 (-62.77%)
AntikernelThe Antikernel operating system project
Stars: ✭ 75 (-20.21%)
Hrm CpuHuman Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-54.26%)
VsdflowVSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.
Stars: ✭ 82 (-12.77%)
FwriscFeatherweight RISC-V implementation
Stars: ✭ 39 (-58.51%)
Core jpegHigh throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-31.91%)
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (-42.55%)
Verilog Utilsnative Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
Stars: ✭ 33 (-64.89%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-18.09%)
WbscopeA wishbone controlled scope for FPGA's
Stars: ✭ 50 (-46.81%)
Wujian100 openIC design and development should be faster,simpler and more reliable
Stars: ✭ 1,252 (+1231.91%)
Cnn hardware acclerator for fpgaThis is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs
Stars: ✭ 47 (-50%)
ComputerarchitecturelabThis repository is used to release the Labs of Computer Architecture Course from USTC
Stars: ✭ 75 (-20.21%)
Lpc sniffer tpmA low pin count sniffer for ICEStick - targeting TPM chips
Stars: ✭ 91 (-3.19%)
CtfStuff from CTF contests
Stars: ✭ 39 (-58.51%)
Jt gngCAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-30.85%)
CpuA very primitive but hopefully self-educational CPU in Verilog
Stars: ✭ 80 (-14.89%)
Cdbus ipCDBUS Protocol and the IP Core for FPGA users
Stars: ✭ 60 (-36.17%)
VspiVerilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter
Stars: ✭ 32 (-65.96%)
TooobaRISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
Stars: ✭ 79 (-15.96%)
ElectronA mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-44.68%)
HoodlumA nicer HDL.
Stars: ✭ 88 (-6.38%)
Up5k basicA small 6502 system with MS BASIC in ROM
Stars: ✭ 51 (-45.74%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1007.45%)
Fpga CnnFPGA implementation of Cellular Neural Network (CNN)
Stars: ✭ 91 (-3.19%)
HwRTL, Cmodel, and testbench for NVDLA
Stars: ✭ 1,041 (+1007.45%)
Rsyocto🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-56.38%)
Mojo Base ProjectThis is the base project for the Mojo. It should be used as the starting point for all projects.
Stars: ✭ 39 (-58.51%)
Symbiflow ExamplesExample designs showing different ways to use SymbiFlow toolchains.
Stars: ✭ 71 (-24.47%)
PonylinkA single-wire bi-directional chip-to-chip interface for FPGAs
Stars: ✭ 80 (-14.89%)
Mips CpuA MIPS CPU implemented in Verilog
Stars: ✭ 38 (-59.57%)
J1scA reimplementation of a tiny stack CPU
Stars: ✭ 64 (-31.91%)
CosaCoreIR Symbolic Analyzer
Stars: ✭ 35 (-62.77%)
IvtestRegression test suite for Icarus Verilog.
Stars: ✭ 90 (-4.26%)
Higan VerilogThis is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-62.77%)
Ao68000The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.
Stars: ✭ 60 (-36.17%)
HomotopyHomotopy theory in Coq.
Stars: ✭ 79 (-15.96%)
Riscy SocRiscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
Stars: ✭ 59 (-37.23%)
Oldland CpuOldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
Stars: ✭ 90 (-4.26%)
C65gsFPGA-based C64 Accelerator / C65 like computer
Stars: ✭ 79 (-15.96%)