GplgpuGPL v3 2D/3D graphics engine in verilog
Stars: ✭ 515 (+505.88%)
Vhdl ModeA package for Sublime Text that aids coding in the VHDL language.
Stars: ✭ 31 (-63.53%)
Mist BoardCore sources and tools for the MIST board
Stars: ✭ 350 (+311.76%)
Haddoc2Caffe to VHDL
Stars: ✭ 57 (-32.94%)
Awesome HdlHardware Description Languages
Stars: ✭ 385 (+352.94%)
Fpga BbcAcorn BBC Micro on an Altera DE1 FPGA board
Stars: ✭ 14 (-83.53%)
AesAES-128 hardware implementation
Stars: ✭ 25 (-70.59%)
HalHAL – The Hardware Analyzer
Stars: ✭ 298 (+250.59%)
ScaffoldDonjon hardware tool for circuits security evaluation
Stars: ✭ 43 (-49.41%)
Q2727-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
Stars: ✭ 60 (-29.41%)
FlearadioDigital FM Radio Receiver for FPGA
Stars: ✭ 36 (-57.65%)
Cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+770.59%)
Parallella HwParallella board design files
Stars: ✭ 389 (+357.65%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+1027.06%)
MicrowattA tiny Open POWER ISA softcore written in VHDL 2008
Stars: ✭ 383 (+350.59%)
Spi FpgaSPI master and slave for FPGA written in VHDL
Stars: ✭ 50 (-41.18%)
F32cA 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Stars: ✭ 338 (+297.65%)
NexyspsramAXI PSRAM Controller IP for use with Digilent Nexys 4
Stars: ✭ 7 (-91.76%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+217.65%)
Fpga FftA highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
Stars: ✭ 45 (-47.06%)
OpenrioContains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
Stars: ✭ 23 (-72.94%)
AudioxtreamerASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.
Stars: ✭ 22 (-74.12%)
VhdlVHDL Samples
Stars: ✭ 40 (-52.94%)
Zedboard audioA Audio Interface for the Zedboard
Stars: ✭ 16 (-81.18%)
I2s Interface VhdlA simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.
Stars: ✭ 6 (-92.94%)
Open Source Fpga Bitcoin MinerA completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.
Stars: ✭ 989 (+1063.53%)
Sha 256 HdlAn implementation of original SHA-256 hash function in (RTL) VHDL
Stars: ✭ 6 (-92.94%)
Sublime VhdlVHDL Package for Sublime Text
Stars: ✭ 58 (-31.76%)
Fpga webserverA work-in-progress for what is to be a software-free web server for static content.
Stars: ✭ 762 (+796.47%)
OphidianOphidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-62.35%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+718.82%)
Pynq DlXilinx Deep Learning IP
Stars: ✭ 84 (-1.18%)
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+415.29%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-63.53%)
GcvideoGameCube Digital AV converter
Stars: ✭ 385 (+352.94%)
Aws FpgaOfficial repository of the AWS EC2 FPGA Hardware and Software Development Kit
Stars: ✭ 1,091 (+1183.53%)
Lxp32 CpuA lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
Stars: ✭ 27 (-68.24%)
Riscv vhdlPortable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+318.82%)
YafcYet Another Forth Core...
Stars: ✭ 68 (-20%)
NvcVHDL compiler and simulator
Stars: ✭ 347 (+308.24%)
Dsi ShieldArduino MIPI DSI Shield
Stars: ✭ 330 (+288.24%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1124.71%)
RewireExperimental compiler for a subset of Haskell to VHDL
Stars: ✭ 10 (-88.24%)
GretaGRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.
Stars: ✭ 84 (-1.18%)
ZynqbtcA Bitcoin miner for the Zynq chip utilizing the Zedboard.
Stars: ✭ 74 (-12.94%)
J1scA reimplementation of a tiny stack CPU
Stars: ✭ 64 (-24.71%)
ReonvReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
Stars: ✭ 47 (-44.71%)
MulticompSimple custom computer on a FPGA
Stars: ✭ 8 (-90.59%)