CorundumOpen source, high performance, FPGA-based NIC
Stars: ✭ 577 (+3746.67%)
LeflowEnabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
Stars: ✭ 414 (+2660%)
Netlist GraphJava library for parsing and manipulating graph representations of gate-level Verilog netlists
Stars: ✭ 7 (-53.33%)
VerilatorVerilator open-source SystemVerilog simulator and lint system
Stars: ✭ 645 (+4200%)
Verilog AxiVerilog AXI components for FPGA implementation
Stars: ✭ 349 (+2226.67%)
Upduino Ov7670 CameraDesign to connect Lattice Ultraplus FPGA to OV7670 Camera Module
Stars: ✭ 17 (+13.33%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+3066.67%)
Novena Afe Hs FpgaHigh Speed Analog Front End FPGA Firmware for Novena PVT1
Stars: ✭ 8 (-46.67%)
Awesome HdlHardware Description Languages
Stars: ✭ 385 (+2466.67%)
Fpgarelated to Spartan6 FPGA
Stars: ✭ 5 (-66.67%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+4540%)
RiffaThe RIFFA development repository
Stars: ✭ 320 (+2033.33%)
Tf530tf530
Stars: ✭ 22 (+46.67%)
ZipcpuA small, light weight, RISC CPU soft core
Stars: ✭ 640 (+4166.67%)
Wb sdram ctrlSDRAM controller with multiple wishbone slave ports
Stars: ✭ 9 (-40%)
UhdThe USRP™ Hardware Driver Repository
Stars: ✭ 544 (+3526.67%)
Fpga Srammystorm sram test
Stars: ✭ 16 (+6.67%)
Open Fpga Verilog TutorialLearn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464 (+2993.33%)
Mips CpuMIPS CPU implemented in Verilog
Stars: ✭ 409 (+2626.67%)
Ie12A (very) minimal web browser for FPGAs implemented in Verilog
Stars: ✭ 6 (-60%)
Apio🌱 Open source ecosystem for open FPGA boards
Stars: ✭ 366 (+2340%)
OcpiSemi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!
Stars: ✭ 24 (+60%)
Hydraa programmable cryptographic coprocessor in verilog
Stars: ✭ 5 (-66.67%)
Verilog EthernetVerilog Ethernet components for FPGA implementation
Stars: ✭ 699 (+4560%)
ReduceronFPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (+1953.33%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+4406.67%)
MiaowAn open source GPU based off of the AMD Southern Islands ISA.
Stars: ✭ 650 (+4233.33%)
Lenet acceleratorA Lenet ASIC Accelerator targeting minimum number of cycles
Stars: ✭ 17 (+13.33%)
OhVerilog library for ASIC and FPGA designers
Stars: ✭ 585 (+3800%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+36826.67%)
K18011801 series ULA reverse engineering
Stars: ✭ 16 (+6.67%)
Sd2snesSD card based multi-purpose cartridge for the SNES
Stars: ✭ 418 (+2686.67%)
GalaksijaGalaksija computer for FPGA
Stars: ✭ 13 (-13.33%)
CascadeA Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (+2653.33%)
BusblasterKT-Link compatible buffer for the Bus Blaster v3
Stars: ✭ 6 (-60%)
Scr1SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+2520%)
Amiga2000 GfxcardMNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog
Stars: ✭ 942 (+6180%)
MicrowattA tiny Open POWER ISA softcore written in VHDL 2008
Stars: ✭ 383 (+2453.33%)
NaivecpuA CPU that implementing THCO-MIPS16 instruction set.
Stars: ✭ 5 (-66.67%)
ServSERV - The SErial RISC-V CPU
Stars: ✭ 358 (+2286.67%)
80211scramblerTools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.
Stars: ✭ 10 (-33.33%)
Riscv FormalRISC-V Formal Verification Framework
Stars: ✭ 328 (+2086.67%)
Co4618This repo is for the 4618 group nember to share code.
Stars: ✭ 5 (-66.67%)
Mor1kxmor1kx - an OpenRISC 1000 processor IP core
Stars: ✭ 326 (+2073.33%)
AoocsThe OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.
Stars: ✭ 23 (+53.33%)
Cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+4833.33%)
Arty GlitcherFPGA-based glitcher for the Digilent Arty FPGA development board.
Stars: ✭ 14 (-6.67%)
Sha512Verilog implementation of the SHA-512 hash function.
Stars: ✭ 10 (-33.33%)
FftdemoA demonstration showing how several components can be compsed to build a simulated spectrogram
Stars: ✭ 23 (+53.33%)
HdlHDL libraries and projects
Stars: ✭ 727 (+4746.67%)