341 Open source projects that are alternatives of or similar to PothosZynq

SHA-256 IP core for ZedBoard (Zynq SoC)

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

Global Dark Mode for ALL apps on ANY platforms.

DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC

Vivado and PetaLinux projects for Zynq EBAZ4205 Board

Virtio implementation in SystemVerilog

mirror of https://git.elphel.com/Elphel/eddr3

Dockerfile with Vivado for CI

Simple, zero-copy DMA to/from userspace.

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

An example of how to use the Xilinx ISE toolchain from the command line

Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

Pothos demonstration applications

usb-jtag - Altera USB Blaster Emulation with a FX2

A JSON library implemented in VHDL.

An experiment for building gateware for the axiom micro / beta using nmigen and yosys

📡 Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

Project X-Ray Database: XC7 Series

Communications blocks and support libraries

Pothos framework support for software defined radio hardware.

Antmicro's fast, vendor-neutral DMA IP in Chisel

Tools for running FPGA vendor toolchains with Docker

PYNQ Composabe Overlays

📡 Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz

Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware

Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA

High-speed LaserDisc RF sampler

This repository contains iCEBreaker examples for Amaranth HDL.

Sphinx Extension which generates various types of diagrams from Verilog code.

PDP-6 Emulator

This repo is for ECE44x (Fall2015-Spring2016)

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

A Vivado HLS Command Line Helper Tool

Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)

SneakySnake🐍 is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU architectures. It greatly (by more than two orders of magnitude) expedites sequence alignment calculation for both short and long reads. Described in the Bioinformatics (2020) by Alser et al. https://arxiv.org/abs…

Install Intel FPGA 'Quartus Prime' software on remote servers

Small Processing Unit 32: A compact RV32I CPU written in Verilog

SpinalHDL - Cryptography libraries

Soapy SDR plugin for Audio devices

Clash implementation of the Compucolor II home computer

Modbus TCP and RTU, Master and Slave for STM32 using Cube HAL and FreeRTOS

RISC-V Cores, SoC platforms and SoCs

The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

No-MMU Linux capable RISC-V SoC designed to be useful.

FPGA Assembly (FASM) Parser and Generator

SystemOT, yet another home brew cpu.

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

AutoSA: Polyhedral-Based Systolic Array Compiler

FPGA-based JPEG-LS image compressor.

Generator of verilog description for FPGA MobileNet implementation

Lattice iCE40: development platform for PlatformIO

Verilog FPGA Parts Library. Old Octavo soft-CPU project.

iCE40 floorplan viewer

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

Upduino v2 with the ice40 up5k FPGA demos

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog