143 Open source projects that are alternatives of or similar to Reonv

Simple custom computer on a FPGA

Trying to verify Verilog/VHDL designs with formal methods and tools

Parallella board design files

Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)

A package for Sublime Text that aids coding in the VHDL language.

A simple I2C minion in VHDL

Hardware Description Languages

Simple implementation of cache using VHDL

AES-128 hardware implementation

VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin

A tiny Open POWER ISA softcore written in VHDL 2008

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Example code for the Numato Opsis board, the first HDMI2USB production board.

Cross EDA Abstraction and Automation

Core sources and tools for the MIST board

VHDL formatter web online written in typescript

VHDL for basic floating-point operations.

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Haskell to VHDL/Verilog/SystemVerilog compiler

Tools for running FPGA vendor toolchains with Docker

HAL – The Hardware Analyzer

A Forth CPU and System on a Chip, based on the J1, written in VHDL

HashVoodoo FPGA Bitcoin Miner

A list of papers, docs, codes about model quantization. This repo is aimed to provide the info for model quantization research, we are continuously improving the project. Welcome to PR the works (papers, repositories) that are missed by the repo.

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

VHDL synthesis (based on ghdl)

Donjon hardware tool for circuits security evaluation

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/

A simple three-stage RISC-V CPU

Open source software for chip reverse engineering.

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

Acorn BBC Micro on an Altera DE1 FPGA board

OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

MEGA65 FPGA core

ECE368 | Lab

Two RX-channel 6 GHz FMCW radar design files

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

Digital FM Radio Receiver for FPGA

The Zylin ZPU

List of ideas for getting started with TimVideos projects

Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA

Cosmos OpenSSD + Hardware and Software source distribution

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

Flexible VHDL library

🔌 Hardware Abstraction Library in Python

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

VHDL Samples

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

Experimental compiler for a subset of Haskell to VHDL

Scala based HDL

A JSON library implemented in VHDL.