342 Open source projects that are alternatives of or similar to Step_into_mips

A Verilog implementation of DisplayPort protocol for FPGAs

Core description files for FuseSoC

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

All code found on nandland is here. underconstruction.gif

A convolutional neural network implemented in hardware (verilog)

Repository for the SCALE-MAMBA MPC system

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.

使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用

A utility for Composing FPGA designs from Peripherals

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

🌱 ❄️ Collection of open-source peripherals in Verilog

Verilog module for calculation of FFT.

NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]

PicoRV32 - A Size-Optimized RISC-V CPU

FPGA,Verilog,Python

Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code

Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)

Verilog version of Z-scale (deprecated)

SystemVerilog parser library fully complient with IEEE 1800-2017

Test suite designed to check compliance with the SystemVerilog standard.

iCESugar FPGA Board (base on iCE40UP5k)

RePlAce global placement tool

PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console.

Repurposing existing HDL tools to help writing better code

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

An FPGA based GDROM emulator for the Sega Dreamcast

SystemVerilog to Verilog conversion

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

MetroBoy - A playable, circuit-level simulation of an entire Game Boy

SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

A Compiler for the Popr Language

NES in Verilog

SystemVerilog compiler and language services

SystemVerilog language server

Recipe for FPGA cooking

Connectal is a framework for software-driven hardware development.

Chisel 3: A Modern Hardware Design Language

i8080 precise replica in Verilog, based on reverse engineering of real die

The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible the open-source philosophy.

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Hardware implementation of the SHA-256 cryptographic hash function

通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器

All open source file and project for OpenFPGAduino project

Verilog SDRAM memory controller

Dreamcast HDMI

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

浙江大学计算机体系结构课程实验

Open source software for chip reverse engineering.

LicheeTang 蜂鸟E203 Core

Open source design files for the TinyFPGA B-Series boards.

Verilog I2C interface for FPGA implementation

CHIP-8 console on FPGA

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

A simple, basic, formally verified UART controller