629 Open source projects that are alternatives of or similar to Tang_e203_mini

v3.5 https://rcore-os.github.io/rCore-Tutorial-Book-v3/

This is the main repository for all the examples for the book Practical UVM

Open source, high performance, FPGA-based NIC

Dreamcast HDMI

Send video/audio over HDMI on an FPGA

FPGA CryptoNight V7 Minner

FPGA-based C64 Accelerator / C65 like computer

⛔ DEPRECATED ⛔ HERO Software Development Kit

Contains examples to start with Kactus2.

A scalable High-Level Synthesis framework on MLIR

A collection of extensions for Vivado HLS and Intel FPGA OpenCL to improve developer quality of life.

The RISC-V software tools list, as seen on riscv.org

collaboration on work in progress

Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.

OpenEmbedded/Yocto layer for RISC-V Architecture

A 32-bit Microcontroller featuring a RISC-V core

Renode - Antmicro's virtual development framework for complex embedded systems

John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs

Efficient implementations of the transcendental functions

Verilog implementation of the SHA-512 hash function.

Let's write an OS which can run on RISC-V in Rust from scratch!

FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian10 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc)

DDC/DUC SDR Tranceiver project

SDRAM controller with multiple wishbone slave ports

A refreshed Python toolbox for building complex digital hardware

All CPU and MCU documentation in one place

MicroPython for K210 RISC-V, let's play with edge AI easier

The Eclipse Embedded CDT plug-ins for Arm & RISC-V C/C++ developers (formerly known as the GNU MCU Eclipse plug-ins). Includes the archive of previous plug-ins versions, as Releases.

hub.docker.com/repository/docker/davidburela/riscv-emulator

AES-128 hardware implementation

This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum

This repository is used to release the Labs of Computer Architecture Course from USTC

Simple, orthogonal 32-bit computer architecture and environment

Ruby interface to IEEE 1364-2005 Verilog VPI

Repurposing existing HDL tools to help writing better code

QEMU platform SBI support implementation, using RustSBI

A demonstration showing how several components can be compsed to build a simulated spectrogram

🌟 Alhambra II FPGA board

Implementations of the Simon and Speck Block Ciphers

Project Oberon (New Edition 2013) Unofficial Mirror

tf530

Verilog grammar for tree-sitter

PicoRV32 - A Size-Optimized RISC-V CPU

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

A Lenet ASIC Accelerator targeting minimum number of cycles

Multi-Platform C code Library for EVE graphics controllers from FTDI / Bridgetek (FT810, FT811, FT812, FT813, BT815, BT816, BT817, BT818)

Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"

High performance motor control

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

A very simple VGA controller written in verilog

EVEREST: e-Versatile Research Stick for peoples

Verilog module for calculation of FFT.

Documenting the Xilinx 7-series bit-stream format.

TornadoVM: A practical and efficient heterogeneous programming framework for managed languages

Pano Logic G2 Reverse Engineering Project

A small 6502 system with MS BASIC in ROM

SPI master and slave for FPGA written in VHDL

Machine learning in FPGAs using HLS

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

Silice is an open source language that simplifies prototyping and writing algorithms on FPGA architectures.