629 Open source projects that are alternatives of or similar to Tang_e203_mini

List of ideas for getting started with TimVideos projects

Compact FPGA game console

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

FPGA-based RISC-V CPU+SoC.

32-bit Superscalar RISC-V CPU

Small Processing Unit 32: A compact RV32I CPU written in Verilog

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

RISC-V CPU Core (RV32IM)

PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!

Yet Another RISC-V Implementation

Homebrew game for homebrew FPGA game console

FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.

KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS

🌱 Open source ecosystem for open FPGA boards

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

RISC-V Cores, SoC platforms and SoCs

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

HDL libraries and projects

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

❄️ Visual editor for open FPGA boards

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

A utility for Composing FPGA designs from Peripherals

Repository for basic (and not so basic) Verilog blocks with high re-use potential

An open source library for image processing on FPGA.

The OpenPiton Platform

A Just-In-Time Compiler for Verilog from VMware Research

SweRV EH1 core

Verilog to Routing -- Open Source CAD Flow for FPGA Research

🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board

A small, light weight, RISC CPU soft core

Human Resource Machine - CPU Design #HRM

Scala based HDL

The USRP™ Hardware Driver Repository

Connectal is a framework for software-driven hardware development.

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

Haskell to VHDL/Verilog/SystemVerilog compiler

A FPGA friendly 32 bit RISC-V CPU implementation

A wishbone controlled scope for FPGA's

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

Featherweight RISC-V implementation

A MIPS CPU implemented in Verilog

Code generation tool for configuration and status registers

FPGA 101 - Workshop materials

i8080 precise replica in Verilog, based on reverse engineering of real die

GPGPU microprocessor architecture

This is a higan/Verilator co-simulation example/framework

A mixed signal netlist language (pre-alpha)

Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog

High throughput JPEG decoder in Verilog for FPGA

Example designs showing different ways to use SymbiFlow toolchains.

The Antikernel operating system project

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

SweRV EL2 Core

A Video display simulator

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.