143 Open source projects that are alternatives of or similar to Zynqbtc

An implementation of original SHA-256 hash function in (RTL) VHDL

GameCube Digital AV converter

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

A Audio Interface for the Zedboard

Arduino MIPI DSI Shield

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

Scala based HDL

A FPGA friendly 32 bit RISC-V CPU implementation

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

Experimental compiler for a subset of Haskell to VHDL

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.

A simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

A work-in-progress for what is to be a software-free web server for static content.

Image Processing Toolbox in Verilog using Basys3 FPGA

VUnit is a unit testing framework for VHDL/SystemVerilog

Community created parallella projects

VHDL-Mips-Pipeline-Microprocessor

VHDL compiler and simulator

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

An abstraction library for interfacing EDA tools

AXI PSRAM Controller IP for use with Digilent Nexys 4

VHDL for basic floating-point operations.

A simple three-stage RISC-V CPU

Example code for the Numato Opsis board, the first HDMI2USB production board.

HashVoodoo FPGA Bitcoin Miner

Caffe to VHDL

Digital FM Radio Receiver for FPGA

ECE368 | Lab

A reimplementation of a tiny stack CPU

A package for Sublime Text that aids coding in the VHDL language.

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

SPI master and slave for FPGA written in VHDL

GPL v3 2D/3D graphics engine in verilog

Haskell to VHDL/Verilog/SystemVerilog compiler

Parallella board design files

Hardware Description Languages

Acorn BBC Micro on an Altera DE1 FPGA board

A tiny Open POWER ISA softcore written in VHDL 2008

ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.

Core sources and tools for the MIST board

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting

HAL – The Hardware Analyzer

Simple custom computer on a FPGA

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

Donjon hardware tool for circuits security evaluation

AES-128 hardware implementation

Implementations of the Simon and Speck Block Ciphers

Yet Another Forth Core...

VHDL Package for Sublime Text

VHDL Samples

Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.