Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Stars: ✭ 43 (-95.51%)

Mutual labels: fpga, vhdl, verilog

J1sc

A reimplementation of a tiny stack CPU

Stars: ✭ 64 (-93.32%)

Mutual labels: verilog, fpga, vhdl

Spinalhdl

Scala based HDL

Stars: ✭ 696 (-27.35%)

Mutual labels: verilog, fpga, vhdl

Rggen

Code generation tool for configuration and status registers

Stars: ✭ 54 (-94.36%)

Mutual labels: verilog, fpga, asic

xeda

Cross EDA Abstraction and Automation

Stars: ✭ 25 (-97.39%)

Mutual labels: fpga, vhdl, verilog

SpinalDev

Docker Development Environment for SpinalHDL

Stars: ✭ 17 (-98.23%)

Mutual labels: fpga, vhdl, verilog

fpga-docker

Tools for running FPGA vendor toolchains with Docker

Stars: ✭ 54 (-94.36%)

Mutual labels: fpga, vhdl, verilog

math

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Stars: ✭ 15 (-98.43%)

Mutual labels: fpga, vhdl, verilog

Biriscv

32-bit Superscalar RISC-V CPU

Stars: ✭ 208 (-78.29%)

Mutual labels: verilog, fpga, asic

Edalize

An abstraction library for interfacing EDA tools

Stars: ✭ 270 (-71.82%)

Mutual labels: verilog, fpga, vhdl

Image Processing

Image Processing Toolbox in Verilog using Basys3 FPGA

Stars: ✭ 31 (-96.76%)

Mutual labels: verilog, fpga, vhdl

Cores

Various HDL (Verilog) IP Cores

Stars: ✭ 271 (-71.71%)

Mutual labels: verilog, fpga, asic

Vexriscv

A FPGA friendly 32 bit RISC-V CPU implementation

Stars: ✭ 1,041 (+8.66%)

Mutual labels: verilog, fpga, vhdl

Aes

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Stars: ✭ 131 (-86.33%)

Mutual labels: verilog, fpga, asic

Tinytpu

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Stars: ✭ 153 (-84.03%)

Mutual labels: verilog, fpga, vhdl

Vunit

VUnit is a unit testing framework for VHDL/SystemVerilog

Stars: ✭ 438 (-54.28%)

Mutual labels: fpga, vhdl, asic

Open Register Design Tool

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Stars: ✭ 126 (-86.85%)

Mutual labels: verilog, fpga, asic

vscode-terosHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Stars: ✭ 325 (-66.08%)

Mutual labels: fpga, vhdl, verilog

SpinalCrypto

SpinalHDL - Cryptography libraries

Stars: ✭ 36 (-96.24%)

Mutual labels: fpga, vhdl, verilog

Aes

AES-128 hardware implementation

Stars: ✭ 25 (-97.39%)

Mutual labels: fpga, vhdl

PeakRDL-uvm

Generate UVM register model from compiled SystemRDL input

Stars: ✭ 25 (-97.39%)

Mutual labels: asic, fpga

FPGA CryptoNight V7

FPGA CryptoNight V7 Minner

Stars: ✭ 21 (-97.81%)

Mutual labels: asic, fpga

shapool-core

FPGA core for SHA256d mining targeting Lattice iCE40 devices.

Stars: ✭ 19 (-98.02%)

Mutual labels: fpga, verilog

DFiant

DFiant: A Dataflow Hardware Descripition Language

Stars: ✭ 21 (-97.81%)

Mutual labels: asic, fpga

FPGA-USB-Device

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Stars: ✭ 29 (-96.97%)

Mutual labels: fpga, verilog

Deep-DarkFantasy

Global Dark Mode for ALL apps on ANY platforms.

Stars: ✭ 16 (-98.33%)

Mutual labels: fpga, verilog

wbi2c

Wishbone controlled I2C controllers

Stars: ✭ 25 (-97.39%)

Mutual labels: fpga, verilog

dpll

A collection of phase locked loop (PLL) related projects

Stars: ✭ 55 (-94.26%)

Mutual labels: fpga, verilog

1bitSDR

Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom

Stars: ✭ 53 (-94.47%)

Mutual labels: fpga, verilog

rapcores

Robotic Application Processor

Stars: ✭ 14 (-98.54%)

Mutual labels: fpga, verilog

Zbasic

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

Stars: ✭ 27 (-97.18%)

Mutual labels: verilog, fpga

super-miyamoto-sprint

Homebrew game for homebrew FPGA game console

Stars: ✭ 48 (-94.99%)

Mutual labels: fpga, verilog

docker

Scripts to build and use docker images including GHDL

Stars: ✭ 27 (-97.18%)

Mutual labels: vhdl, verilog

Speech256

An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.

Stars: ✭ 51 (-94.68%)

Mutual labels: fpga, verilog

fpga puf

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

Stars: ✭ 44 (-95.41%)

Mutual labels: fpga, vhdl

Audioxtreamer

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

Stars: ✭ 22 (-97.7%)

Mutual labels: fpga, vhdl

simple-riscv

A simple three-stage RISC-V CPU

Stars: ✭ 14 (-98.54%)

Mutual labels: fpga, vhdl

Fake-SDcard

Imitate SDcard using FPGAs.

Stars: ✭ 26 (-97.29%)

Mutual labels: fpga, verilog

OpenLane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Stars: ✭ 548 (-42.8%)

Mutual labels: asic, verilog

blarney

Haskell library for hardware description

Stars: ✭ 81 (-91.54%)

Mutual labels: fpga, verilog

Icezum

🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board

Stars: ✭ 280 (-70.77%)

Mutual labels: verilog, fpga

Iroha

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

Stars: ✭ 30 (-96.87%)

Mutual labels: verilog, fpga

Beagle sdr gps

KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS

Stars: ✭ 300 (-68.68%)

Mutual labels: verilog, fpga

Verilog

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Stars: ✭ 296 (-69.1%)

Mutual labels: verilog, fpga

Reduceron

FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.

Stars: ✭ 308 (-67.85%)

Mutual labels: verilog, fpga

F32c

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Stars: ✭ 338 (-64.72%)

Mutual labels: fpga, vhdl

Hal

HAL – The Hardware Analyzer

Stars: ✭ 298 (-68.89%)

Mutual labels: fpga, vhdl

Fpga Imaging Library

An open source library for image processing on FPGA.

Stars: ✭ 325 (-66.08%)

Mutual labels: verilog, fpga

Apio

🌱 Open source ecosystem for open FPGA boards

Stars: ✭ 366 (-61.8%)

Mutual labels: verilog, fpga

Awesome Hdl

Hardware Description Languages

Stars: ✭ 385 (-59.81%)

Mutual labels: verilog, vhdl

Cascade

A Just-In-Time Compiler for Verilog from VMware Research

Stars: ✭ 413 (-56.89%)

Mutual labels: verilog, fpga

Vtr Verilog To Routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Stars: ✭ 466 (-51.36%)

Mutual labels: verilog, fpga

Openlane

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Stars: ✭ 293 (-69.42%)

Mutual labels: verilog, asic

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008

Stars: ✭ 383 (-60.02%)

Mutual labels: verilog, vhdl

1-60 of 644 similar projects

›

next*5