87 Open source projects that are alternatives of or similar to AdES

Generate UVM register model from compiled SystemRDL input

An elegant MIME/SMTP email library with support for attachments

SystemRDL 2.0 language compiler front-end

Qwertycoin is a decentralized peer-to-peer protocol for safe payments worldwide.

Main Package for IO, loading all different kind of files

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Berkeley's Spatial Array Generator

ETSI ITS G5 GeoNetworking stack, in Java: CAM-DENM / ASN.1 PER / BTP / GeoNetworking

The MIME component allows manipulating MIME types.

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

Various HDL (Verilog) IP Cores

Decode mime formatted e-mails

Cryptocurrency ASIC mining hardware monitor using a simple web interface

DFiant: A Dataflow Hardware Descripition Language

IMAP, POP3 and SMTP clients for Dart developers. Contains both low level as well as a high level API.

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Import and export IP-XACT XML register models

RISC-V Cores, SoC platforms and SoCs

✉️ A streaming Go library for the Internet Message Format and mail messages

Code generation tool for configuration and status registers

Simple file magic number and content-type library which provides mime-type determination from files and byte arrays

MIME Sniffing Standard

The Hoa\Mime library.

VUnit is a unit testing framework for VHDL/SystemVerilog

RISC-V CPU Core (RV32IM)

Fast, dependency-free, small Go package to infer the binary file type based on the magic numbers signature

32-bit Superscalar RISC-V CPU

Awesome ASIC design verification

Create MIME messages with PHP

Video Game custom chips reverse-engineered from silicon

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

FPGA CryptoNight V7 Minner

Bitcoin Stratum Pool Plugin ⛏ 📦 🔌

Repository gathering basic modules for CDC purpose

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

A padring generator for ASICs

HW Design: A Functional Approach

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

MIME mail encoding and decoding package for Go

Hive OS client for ASICs

VMime Mail Library

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

✉️ Teaching an Old Dog New Tricks -- IRC: #neomutt on irc.libera.chat

A curated list of awesome open source hardware design tools

Server framework and network components written by C/C++ for Linux, Mac, FreeBSD, Solaris(x86), Windows, Android, IOS

Haskell to VHDL/Verilog/SystemVerilog compiler

An SMTP library written in C++ for Qt. Allows applications to send emails (MIME with text, html, attachments, inline files, etc.) via SMTP. Supports SSL and SMTP authentication.

vIMS Clearwater deployment and lifecycle management with Cloudify Orchestrator

🗂 Swift MIME type checking based on magic bytes

RISC-V Cores, SoC platforms and SoCs

MailMergeLib is a mail message client library which provides comfortable mail merge capabilities for text, inline images and attachments, as well as good throughput and fault tolerance for sending mail messages.

Reverse-engineered schematics for DMG-CPU-B

Digital Signature Service : creation, extension and validation of advanced electronic signatures

FIWARE-Node-Red integration supporting NGSI-LD

Stellio is an NGSI-LD compatible context broker

Mining Pools Made Easy. ⛏ 📦 🏆

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.