950 Open source projects that are alternatives of or similar to Deep-DarkFantasy

Image Processing Toolbox in Verilog using Basys3 FPGA

Human Resource Machine - CPU Design #HRM

Haskell to VHDL/Verilog/SystemVerilog compiler

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

A wishbone controlled scope for FPGA's

FPGA 101 - Workshop materials

❄️ Visual editor for open FPGA boards

Example designs showing different ways to use SymbiFlow toolchains.

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

Compact FPGA game console

A reimplementation of a tiny stack CPU

A JSON library implemented in VHDL.

GPGPU microprocessor architecture

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

LicheeTang 蜂鸟E203 Core

A simple, basic, formally verified UART controller

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Recipe for FPGA cooking

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

FPGA/hardware design of openwifi

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

CNN acceleration on virtex-7 FPGA with verilog HDL

A modern and customizable python UI-library based on Tkinter

32-bit Superscalar RISC-V CPU

A FPGA implementation of the NTP and NTS protocols

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

Yet Another Tetris on FPGA Implementation

A sample app for iOS and Android written in Xamarin.Forms showing how to implement a Splash Page for Dark Mode

Chrome extension

NN on FPGA

Yet Another RISC-V Implementation

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

Firefox extension (WebExtensions)

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。

Sphinx Extension which generates various types of diagrams from Verilog code.

Dark Mode - Chrome extension. Relax your eyes at night and day.

Small Processing Unit 32: A compact RV32I CPU written in Verilog

222. Dark mode. Everywhere. 222 bytes of js to make any website dark

Generator of verilog description for FPGA MobileNet implementation

Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)

Stylesheet and scripts for implementing dark mode with Bootstrap 4

Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.

Visual Studio 2019 Dark Theme for Notepad++

Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm

PDP-6 Emulator

Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images

Web-based dashboard interface to inspect Raspberry Pi hardware and software with no extra software required.

Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

📡 Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz

Nozha is a rtl / ltr Admin Panel with Dark Mode

Scala based HDL

HDL libraries and projects

适用于iOS深色模式的令人愉快的主题框架

FPGA-based JPEG-LS image compressor.

FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope

Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom