sdfirmUltra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
Stars: ✭ 2 (-94.59%)
napsAn experiment for building gateware for the axiom micro / beta using nmigen and yosys
Stars: ✭ 28 (-24.32%)
AutoSAAutoSA: Polyhedral-Based Systolic Array Compiler
Stars: ✭ 120 (+224.32%)
Xilinx-ISE-MakefileAn example of how to use the Xilinx ISE toolchain from the command line
Stars: ✭ 50 (+35.14%)
awesome-hwd-toolsA curated list of awesome open source hardware design tools
Stars: ✭ 42 (+13.51%)
yosysUnofficial Yosys WebAssembly packages
Stars: ✭ 29 (-21.62%)
riscvmTiny RISC-V virtual machine
Stars: ✭ 26 (-29.73%)
ElectronA mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (+40.54%)
Spi FpgaSPI master and slave for FPGA written in VHDL
Stars: ✭ 50 (+35.14%)
object-size-detector-pythonMonitor mechanical bolts as they move down a conveyor belt. When a bolt of an irregular size is detected, this solution emits an alert.
Stars: ✭ 26 (-29.73%)
ics-adpcmProgrammable multichannel ADPCM decoder for FPGA
Stars: ✭ 18 (-51.35%)
WbscopeA wishbone controlled scope for FPGA's
Stars: ✭ 50 (+35.14%)
fpga puf🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
Stars: ✭ 44 (+18.92%)
xconfigureHigh-Performance configuration patterns and recipes.
Stars: ✭ 42 (+13.51%)
dpllA collection of phase locked loop (PLL) related projects
Stars: ✭ 55 (+48.65%)
jpeg-defenseSHIELD: Fast, Practical Defense and Vaccination for Deep Learning using JPEG Compression
Stars: ✭ 82 (+121.62%)
rapcoresRobotic Application Processor
Stars: ✭ 14 (-62.16%)
Basic verilogMust-have verilog systemverilog modules
Stars: ✭ 247 (+567.57%)
FPGA-USB-DeviceFPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-21.62%)
1bitSDRMinimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (+43.24%)
BlueoilBring Deep Learning to small devices
Stars: ✭ 244 (+559.46%)
scalehlsA scalable High-Level Synthesis framework on MLIR
Stars: ✭ 62 (+67.57%)
hBPFhBPF = eBPF in hardware
Stars: ✭ 335 (+805.41%)
Ecp5 PcieMirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
Stars: ✭ 49 (+32.43%)
Fpga FftA highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
Stars: ✭ 45 (+21.62%)
fpga-nnNN on FPGA
Stars: ✭ 16 (-56.76%)
SpinalCryptoSpinalHDL - Cryptography libraries
Stars: ✭ 36 (-2.7%)
yahdlA programming language for FPGAs.
Stars: ✭ 20 (-45.95%)
Hrm CpuHuman Resource Machine - CPU Design #HRM
Stars: ✭ 43 (+16.22%)
prjxray-dbProject X-Ray Database: XC7 Series
Stars: ✭ 52 (+40.54%)
zed facezedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词:linux,zedboard,arm,fpga,人脸检测,人脸识别。
Stars: ✭ 38 (+2.7%)
80x8680186 compatible SystemVerilog CPU core and FPGA reference design
Stars: ✭ 220 (+494.59%)
apollomicrocontroller-based FPGA / JTAG programmer
Stars: ✭ 32 (-13.51%)
wbi2cWishbone controlled I2C controllers
Stars: ✭ 25 (-32.43%)
Red Pitaya NotesNotes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (+454.05%)
PoC-ExamplesThis repository contains synthesizable examples which use the PoC-Library.
Stars: ✭ 27 (-27.03%)
dotfilesSalonia Matteo's dotfiles (GNU/Linux configuration)
Stars: ✭ 19 (-48.65%)
fastvdmaAntmicro's fast, vendor-neutral DMA IP in Chisel
Stars: ✭ 54 (+45.95%)
iceskateA low cost FPGA development board for absolute newbies
Stars: ✭ 15 (-59.46%)
SpoonnFPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)
Stars: ✭ 186 (+402.7%)
spectorSpector: An OpenCL FPGA Benchmark Suite
Stars: ✭ 38 (+2.7%)
lecturesLectures for the Agile Hardware Design course in Jupyter Notebooks
Stars: ✭ 42 (+13.51%)
e-verestEVEREST: e-Versatile Research Stick for peoples
Stars: ✭ 21 (-43.24%)
Wb2axipBus bridges and other odds and ends
Stars: ✭ 177 (+378.38%)
LimagoLimago: an FPGA-based Open-source 100 GbE TCP/IP Stack
Stars: ✭ 95 (+156.76%)
xedaCross EDA Abstraction and Automation
Stars: ✭ 25 (-32.43%)
Mips CpuA MIPS CPU implemented in Verilog
Stars: ✭ 38 (+2.7%)
Pano z80Retro Z80 computer for the Pano Logic Thin Client
Stars: ✭ 37 (+0%)
performanceCollection of documents related tunings for performance of Java low-latency trading systems: from hardware up to application level
Stars: ✭ 65 (+75.68%)
captouch👇 Add capacitive touch buttons to any FPGA!
Stars: ✭ 96 (+159.46%)
Higan VerilogThis is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-5.41%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-16.22%)
daintreeARMv8-A/RISC-V kernel (with UEFI bootloader)
Stars: ✭ 32 (-13.51%)