584 Open source projects that are alternatives of or similar to KyogenRV

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

SweRV EH1 core

SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)

FPGA-based RISC-V CPU+SoC.

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

SweRV EL2 Core

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

Yet Another RISC-V Implementation

Quasar 2.0: Chisel equivalent of SweRV-EL2

Small Processing Unit 32: A compact RV32I CPU written in Verilog

Yet another toy CPU.

Chisel 3: A Modern Hardware Design Language

Chisel Things for OFDM

Rocket Chip Generator

RISC-V Software Simulation

OpenEmbedded/Yocto layer for RISC-V Architecture

A RISC-V simulator

A System Level RISCV32 Emulator Over x86_64: capable of booting RISCV Linux

Chisel components for FPGA projects

usb-jtag - Altera USB Blaster Emulation with a FX2

Universal utility for programming FPGA

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

Homebrew game for homebrew FPGA game console

RISC-V CPU Core (RV32IM)

RISC-V Cores, SoC platforms and SoCs

PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!

Provides dot visualizations of chisel/firrtl circuits

F# RISC-V Instruction Set formal specification

A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

List of ideas for getting started with TimVideos projects

RISCV SoftCPU Contest 2018

Compact FPGA game console

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

Nuclei RISC-V Software Development Kit

A simple three-stage RISC-V CPU

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

Shakti: development platform for PlatformIO

Tools for running FPGA vendor toolchains with Docker

Sedna - a pure Java RISC-V emulator.

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Send video/audio over HDMI on an FPGA

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

FPGA 101 - Workshop materials

A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.

32-bit Superscalar RISC-V CPU

LicheeTang 蜂鸟E203 Core

A FPGA friendly 32 bit RISC-V CPU implementation

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

No-MMU Linux capable RISC-V SoC designed to be useful.

RISC-V Instruction Set Metadata

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

RARS -- RISC-V Assembler and Runtime Simulator

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

RISC-V Cores, SoC platforms and SoCs

Processor core implementing the base RV32I instruction set of the RISC-V ISA