507 Open source projects that are alternatives of or similar to Learning Nvdla Notes

A simple, basic, formally verified UART controller

Ham Radio hat for Raspberry PI

Connectal is a framework for software-driven hardware development.

FuseSoC-based SoC for SweRV EH1

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

A low pin count sniffer for ICEStick - targeting TPM chips

Verilog version of Z-scale (deprecated)

Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

A nicer HDL.

中国Linux内核开发者大会

IC design and development should be faster，simpler and more reliable

Linux Kernel hooking engine (x86)

VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideas in RTL language, and convert the design to hardware using VSD (RTL-to-GDS) FLOW. VSDFLOW is completely build using OPHW tools, where the user gives input RTL in verilog. From here on the VSDFLOW takes control, RTL is synthesized (using Yosys). The synthesized netlist is given to PNR tool (Qflow) and finally Sign-off is done with STA tool (using Opentimer). The output of the flow is GDSII layout and performance & area metrics of your design. VSDFLOW also provide hooks at all stages for users working at different levels of design flow. It is tested for 30k instance count design like ARM Cortex-M0, and can be further tested for multi-million instance count using hierarchical or glue logic.

i8080 precise replica in Verilog, based on reverse engineering of real die

A single-wire bi-directional chip-to-chip interface for FPGAs

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

Homotopy theory in Coq.

Core description files for FuseSoC

RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT

All open source file and project for OpenFPGAduino project

Intel NUC7i[x]BN and NUC6CAY LED Control for Linux

Test suite designed to check compliance with the SystemVerilog standard.

The Antikernel operating system project

SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU

This repository is used to release the Labs of Computer Architecture Course from USTC

A utility for Composing FPGA designs from Peripherals

Install GNU/Linux on NextBook Flexx 10.1

Repository for the SCALE-MAMBA MPC system

Example designs showing different ways to use SymbiFlow toolchains.

RePlAce global placement tool

Blazingly fast Linux syscall collector

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

A convolutional neural network implemented in hardware (verilog)

A reimplementation of a tiny stack CPU

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

This is a tool for Linux kernel ftrace and perf events visualization

FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian10 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc)

Disabling kernel lockdown on Ubuntu without physical access

A Verilog implementation of DisplayPort protocol for FPGAs

CDBUS Protocol and the IP Core for FPGA users

浙江大学计算机体系结构课程实验

Linux kernel with modifications for Microsoft Surface devices.

Chisel 3: A Modern Hardware Design Language

FPGA 101 - Workshop materials

An FPGA based GDROM emulator for the Sega Dreamcast

A mixed signal netlist language (pre-alpha)

Helper tools and libraries for managing the libnvdimm (non-volatile memory device) sub-system in the Linux kernel

A small 6502 system with MS BASIC in ROM

SystemVerilog linter

A FPGA friendly 32 bit RISC-V CPU implementation

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

SystemVerilog compiler and language services

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

LicheeTang 蜂鸟E203 Core

Huawei WMI laptop extras linux driver

GPGPU microprocessor architecture