304 Open source projects that are alternatives of or similar to Potato

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

A Forth CPU and System on a Chip, based on the J1, written in VHDL

SweRV EL2 Core

A simple three-stage RISC-V CPU

RISC-V processor emulator written in Rust+WASM

ARV: Asynchronous RISC-V Go High-level Functional Model

SweRV EH1 core

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

List of ideas for getting started with TimVideos projects

A tiny Open POWER ISA softcore written in VHDL 2008

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

MEGA65 FPGA core

Cosmos OpenSSD + Hardware and Software source distribution

Flexible VHDL library

RISC-V instruction set simulator built for education

Modern CSS to all browsers

Configure multiple loggers and handlers in the blink of an eye

Repurposing existing HDL tools to help writing better code

A List of Free and Open Source Hardware Verification Tools and Frameworks

Two RX-channel 6 GHz FMCW radar design files

Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project

This repository is the backup of XJTU-Tripler project, participating dac19 system design contest

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

VHDL library 4 FPGAs

Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL

GBA on FPGA

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

Various projects for the Nexys4DDR board from Digilent

Second version of homemade 30 MHz - 6 GHz VNA

Component video modification for the C64 8-bit computer

TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.

AutoPkg recipes all the way from Seattle, WA.

Open source software for chip reverse engineering.

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

LicheeTang 蜂鸟E203 Core

v3.5 https://rcore-os.github.io/rCore-Tutorial-Book-v3/

🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.

A VHDL frontend for Yosys

C++17 RISC-V RV32GC / RV64GC userspace emulator library

BL602 SDK. Any technical topic, please access the following link.

RISC-V CPU Core

Compact FPGA game console

VHDL 2008/93/87 simulator

A pipelined RISCV implementation in VHDL

Space Invaders game implemented with VHDL

Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project

The Zylin ZPU

GRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.

Xilinx Deep Learning IP

Jest HTML Reporter and Results Processor

GD32V: development platform for PlatformIO

All CPU and MCU documentation in one place

SDK for Greenwaves Technologies' GAP8 IoT Application Processor

A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V

Processor Counter Monitor

RISC-V Instruction Set Simulator (Built for education).

OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...

OpenEmbedded/Yocto layer for RISC-V Architecture