922 Open source projects that are alternatives of or similar to sphinxcontrib-hdl-diagrams

Sphinx documentation for Panda3D

Package manager and build abstraction tool for FPGA/ASIC development

AGM bitstream utilities and decoded files from Supra

Binary Neural Network on IceStick FPGA.

System on Chip toolkit for Amaranth HDL

SystemRDL 2.0 language compiler front-end

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017

Send video/audio over HDMI on an FPGA

John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs

RISC-V Cores, SoC platforms and SoCs

iCE40 floorplan viewer

Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.

A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.

A refreshed Python toolbox for building complex digital hardware

Import and export IP-XACT XML register models

Random ideas and interesting ideas for things we hope to eventually do.

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

Documenting the Xilinx 7-series bit-stream format.

Sphinx extension to redirect files

A Forth CPU and System on a Chip, based on the J1, written in VHDL

TornadoVM: A practical and efficient heterogeneous programming framework for managed languages

Bring Deep Learning to small devices

RISC-V Cores, SoC platforms and SoCs

🤘 Radspec is a safe interpreter for Ethereum's NatSpec

DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC

Xilinx Run Time for FPGA

Machine learning in FPGAs using HLS

VT220-compatible console on Cyclone IV EP4CE55F23I7

Low-cost ECP5 FPGA development board

A close-to-code documentation helper

Simulation of the classic Pacman arcade game on a PanoLogic thin client.

HLS branch of Halide

Install Intel FPGA 'Quartus Prime' software on remote servers

P4-14/16 Bluespec Compiler

Dockerized FPGA toolchain experiments

Silice is an open source language that simplifies prototyping and writing algorithms on FPGA architectures.

VUnit is a unit testing framework for VHDL/SystemVerilog

Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.

Kansas Lava implementation of MOS 6502 microprocessor

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

SPI master and slave for FPGA written in VHDL

A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz

SoC based on VexRiscv and ICE40 UP5K

No-MMU Linux capable RISC-V SoC designed to be useful.

API Explorer is a live documentation client for Swagger/OpenAPI Specification

Turning .NET assemblies into FPGA hardware for faster execution and lower power usage. See the Readme and https://hastlayer.com.

A refreshed Python toolbox for building complex digital hardware

Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe

80186 compatible SystemVerilog CPU core and FPGA reference design

Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group

Simple syntax for describing REST APIs

Brevitas: quantization-aware training in PyTorch

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

中文版 Parallel Programming for FPGAs

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz