426 Open source projects that are alternatives of or similar to VerilogLanguageExtension

A Visual Studio extension

📜 A Visual Studio extension for connecting to OData services with generating client-side C# proxy-classes

The Add Projects extension is a simple Visual Studio extension that makes it easy to add multiple projects to your solution.

📜 Visual Studio extension to generate OpenAPI (Swagger) web service reference.

A visual studio extension which enhances syntax highlighting, quick info (tooltip), navigation bar, scrollbar, display quality and brings smart tool bar to code editor.

A Visual Studio extension

Making it easier to write Visual Studio extensions

A Visual Studio extension sample

Take your existing .NET project and export it as a ready-to-install Visual Studio extension!

FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope

8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.

Standard Cell Library based Memory Compiler using FF/Latch cells

HDLBits website practices & solutions

mirror of https://git.elphel.com/Elphel/eddr3

A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding

Verilog grammar for tree-sitter

Trying to verify Verilog/VHDL designs with formal methods and tools

Visual studio addin for D365 Finance and operations

Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images

Yet Another RISC-V Implementation

Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

This is a simple visual studio extension to comment/uncomment the selected lines.

Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm

A formally verified high-level synthesis tool based on CompCert and written in Coq.

Bazel build rules for Verilator

VSCode Extension to manage Terminals. Lets you add multiple optional terminals and easily switch through them. 🎉

INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

A FPGA implementation of the NTP and NTS protocols

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

Project Oberon (New Edition 2013) Unofficial Mirror

Reads a state transition system and performs property checking

HDL symbol generator

A Visual Studio Code Extension to provide some tools for Unity development

Allows for quick movement around the editor screen. Inspired by AceJump for Webstorm and Vim plugin AceJump.

Visual Studio SDK meta packages

Verilog (SystemVerilog) coding style

A Visual Studio Extension which aims to provide a better UI to manage your command line arguments

Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)

FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.

This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum

🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.

NN on FPGA

Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.

A Microservice Template using Dapr.io and Kubernetes

This extension provides a git changes tool window, a graphical git history viewer and menus to launch Git Bash, Git Extenstions and TortoiseGit.

An extension for Visual Studio that generates a unit test boilerplate from a given class, setting up mocks for all dependencies. Supports NUnit, Visual Studio Test, XUnit and many mock frameworks.

This plugin will help you to set material design icons to your Xamarin projects In Visual Studio.

Copy links to files in their online Git repositories from inside Visual Studio Code and Visual Studio 2022.

Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

Ruby interface to IEEE 1364-2005 Verilog VPI

This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lines.

This is a visual studio extension to format all files and execute other command in a solution or project.

PDP-6 Emulator

FPGA-based JPEG-LS image compressor.

A full-speed device-side USB peripheral core written in Verilog.

Revengineered ancient PDP-11 CPUs, originals and clones

Virtual development board for HDL design

PlantUml Language Service extension for Visual Studio 2017 and 2019

Material Theme Icons, the most epic icons theme for Visual Studio Code and Material Theme.