AudioxtreamerASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.
Stars: ✭ 22 (-79.82%)
Aws FpgaOfficial repository of the AWS EC2 FPGA Hardware and Software Development Kit
Stars: ✭ 1,091 (+900.92%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-71.56%)
Fpga webserverA work-in-progress for what is to be a software-free web server for static content.
Stars: ✭ 762 (+599.08%)
NexyspsramAXI PSRAM Controller IP for use with Digilent Nexys 4
Stars: ✭ 7 (-93.58%)
PatmosPatmos is a time-predictable VLIW processor, and the processor for the T-CREST project
Stars: ✭ 85 (-22.02%)
I2s Interface VhdlA simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.
Stars: ✭ 6 (-94.5%)
Fpga FftA highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
Stars: ✭ 45 (-58.72%)
OphidianOphidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-70.64%)
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+301.83%)
YafcYet Another Forth Core...
Stars: ✭ 68 (-37.61%)
Lxp32 CpuA lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
Stars: ✭ 27 (-75.23%)
Freezing SpiceA pipelined RISCV implementation in VHDL
Stars: ✭ 90 (-17.43%)
RewireExperimental compiler for a subset of Haskell to VHDL
Stars: ✭ 10 (-90.83%)
Sublime VhdlVHDL Package for Sublime Text
Stars: ✭ 58 (-46.79%)
OpenrioContains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
Stars: ✭ 23 (-78.9%)
YodlA VHDL frontend for Yosys
Stars: ✭ 98 (-10.09%)
Zedboard audioA Audio Interface for the Zedboard
Stars: ✭ 16 (-85.32%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+855.05%)
Sha 256 HdlAn implementation of original SHA-256 hash function in (RTL) VHDL
Stars: ✭ 6 (-94.5%)
Pynq DlXilinx Deep Learning IP
Stars: ✭ 84 (-22.94%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+538.53%)
VhdlVHDL Samples
Stars: ✭ 40 (-63.3%)
FlearadioDigital FM Radio Receiver for FPGA
Stars: ✭ 36 (-66.97%)
Parallella HwParallella board design files
Stars: ✭ 389 (+256.88%)
Vhdl ModeA package for Sublime Text that aids coding in the VHDL language.
Stars: ✭ 31 (-71.56%)
TpuTPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.
Stars: ✭ 91 (-16.51%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+778.9%)
J1scA reimplementation of a tiny stack CPU
Stars: ✭ 64 (-41.28%)
Fpga BbcAcorn BBC Micro on an Altera DE1 FPGA board
Stars: ✭ 14 (-87.16%)
Q2727-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
Stars: ✭ 60 (-44.95%)
MulticompSimple custom computer on a FPGA
Stars: ✭ 8 (-92.66%)
GhdlVHDL 2008/93/87 simulator
Stars: ✭ 1,285 (+1078.9%)
AesAES-128 hardware implementation
Stars: ✭ 25 (-77.06%)
Haddoc2Caffe to VHDL
Stars: ✭ 57 (-47.71%)
Hdl checkerRepurposing existing HDL tools to help writing better code
Stars: ✭ 103 (-5.5%)
Spi FpgaSPI master and slave for FPGA written in VHDL
Stars: ✭ 50 (-54.13%)
GretaGRETA expansion board for the Amiga 500 computer with Fast RAM, microSD mass storage and Ethernet controller, powered by FPGA technology.
Stars: ✭ 84 (-22.94%)
ReonvReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
Stars: ✭ 47 (-56.88%)
Xjtu TriplerThis repository is the backup of XJTU-Tripler project, participating dac19 system design contest
Stars: ✭ 98 (-10.09%)
Cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+578.9%)
ScaffoldDonjon hardware tool for circuits security evaluation
Stars: ✭ 43 (-60.55%)
GplgpuGPL v3 2D/3D graphics engine in verilog
Stars: ✭ 515 (+372.48%)
ZynqbtcA Bitcoin miner for the Zynq chip utilizing the Zedboard.
Stars: ✭ 74 (-32.11%)
Neorv32A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (-2.75%)
Ethernet macTri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
Stars: ✭ 95 (-12.84%)
Open Source Fpga Bitcoin MinerA completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.
Stars: ✭ 989 (+807.34%)