321 Open source projects that are alternatives of or similar to xup_compute_acceleration

Virtio implementation in SystemVerilog

Tools for running FPGA vendor toolchains with Docker

usb-jtag - Altera USB Blaster Emulation with a FX2

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

Dockerfile with Vivado for CI

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Global Dark Mode for ALL apps on ANY platforms.

Vivado and PetaLinux projects for Zynq EBAZ4205 Board

A JSON library implemented in VHDL.

DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC

mirror of https://git.elphel.com/Elphel/eddr3

PYNQ Composabe Overlays

Project X-Ray Database: XC7 Series

DMA source and sink blocks for Xilinx Zynq FPGAs

An example of how to use the Xilinx ISE toolchain from the command line

SHA-256 IP core for ZedBoard (Zynq SoC)

Verilog Generator of Neural Net Digit Detector for FPGA

A curated list of awesome open source hardware design tools

FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)

Bus bridges and other odds and ends

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

CHIP-8 console on FPGA

Recipe for FPGA cooking

MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3

Must-have verilog systemverilog modules

PlutoSDR Firmware

Open source ultrasound processing modules and building blocks

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

An Open-source FPGA IP Generator

📡 Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz

FPGA/hardware design of openwifi

Docker Development Environment for SpinalHDL

Polyphony is Python based High-Level Synthesis compiler.

Build Customized FPGA Implementations for Vivado

HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing

A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

A re-creation of a Cosmac ELF computer, Coded in SpinalHDL

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

A Forth CPU and System on a Chip, based on the J1, written in VHDL

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

Small-scale Tensor Processing Unit built on an FPGA

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

Bring Deep Learning to small devices

Space Invaders game implemented with VHDL

Xilinx Run Time for FPGA

All open source file and project for OpenFPGAduino project

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

Managed Machine Learning Systems and Internet of Things Live Lesson

CNN acceleration on virtex-7 FPGA with verilog HDL

LicheeTang 蜂鸟E203 Core

A simple, basic, formally verified UART controller

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

A collection of extensions for Vivado HLS and Intel FPGA OpenCL to improve developer quality of life.