GitPlanet
All Projects → Aes → Similar Projects or Alternatives

1070 Open source projects that are alternatives of or similar to Aes

pdp6
PDP-6 Emulator
Stars: ✭ 47 (-64.12%)
Mutual labels:  fpga, verilog
LVDS-7-to-1-Serializer
An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.
Stars: ✭ 33 (-74.81%)
Mutual labels:  fpga, verilog
yarvi
Yet Another RISC-V Implementation
Stars: ✭ 59 (-54.96%)
Mutual labels:  fpga, verilog
verifla
Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
Stars: ✭ 21 (-83.97%)
Mutual labels:  fpga, verilog
EDSAC
FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope
Stars: ✭ 28 (-78.63%)
Mutual labels:  fpga, verilog
verilog-sid-mos6581
MOS6581 SID chip emulator in SystemVerilog
Stars: ✭ 22 (-83.21%)
Mutual labels:  fpga, verilog
FPGA NTP SERVER
A FPGA implementation of the NTP and NTS protocols
Stars: ✭ 27 (-79.39%)
Mutual labels:  fpga, verilog
eddr3
mirror of https://git.elphel.com/Elphel/eddr3
Stars: ✭ 33 (-74.81%)
Mutual labels:  fpga, verilog
FlashPaper
One-time encrypted password/secret sharing
Stars: ✭ 85 (-35.11%)
Mutual labels:  encryption, aes
FpOC
FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.
Stars: ✭ 138 (+5.34%)
Mutual labels:  fpga, verilog
wbi2c
Wishbone controlled I2C controllers
Stars: ✭ 25 (-80.92%)
Mutual labels:  fpga, verilog
OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Stars: ✭ 548 (+318.32%)
Mutual labels:  asic, verilog
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-61.83%)
Mutual labels:  fpga, verilog
sphinxcontrib-hdl-diagrams
Sphinx Extension which generates various types of diagrams from Verilog code.
Stars: ✭ 37 (-71.76%)
Mutual labels:  fpga, verilog
1bitSDR
Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (-59.54%)
Mutual labels:  fpga, verilog
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+10.69%)
Mutual labels:  fpga, verilog
FPGA-USB-Device
FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-77.86%)
Mutual labels:  fpga, verilog
FPGA CryptoNight V7
FPGA CryptoNight V7 Minner
Stars: ✭ 21 (-83.97%)
Mutual labels:  asic, fpga
dpll
A collection of phase locked loop (PLL) related projects
Stars: ✭ 55 (-58.02%)
Mutual labels:  fpga, verilog
Speech256
An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (-61.07%)
Mutual labels:  fpga, verilog
PeakRDL-uvm
Generate UVM register model from compiled SystemRDL input
Stars: ✭ 25 (-80.92%)
Mutual labels:  asic, fpga
Fake-SDcard
Imitate SDcard using FPGAs.
Stars: ✭ 26 (-80.15%)
Mutual labels:  fpga, verilog
blarney
Haskell library for hardware description
Stars: ✭ 81 (-38.17%)
Mutual labels:  fpga, verilog
Core jpeg
High throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-51.15%)
Mutual labels:  verilog, fpga
Electron
A mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-60.31%)
Mutual labels:  verilog, fpga
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (-51.15%)
Mutual labels:  verilog, fpga
Jt gng
CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-50.38%)
Mutual labels:  verilog, fpga
Lockbox
Encrypted storage with built-in key management facilities
Stars: ✭ 94 (-28.24%)
Mutual labels:  encryption, aes
Openpiton
The OpenPiton Platform
Stars: ✭ 282 (+115.27%)
Mutual labels:  verilog, fpga
spu32
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Stars: ✭ 51 (-61.07%)
Mutual labels:  fpga, verilog
Py7zr
7zip in python3 with ZStandard, PPMd, LZMA2, LZMA1, Delta, BCJ, BZip2, and Deflate compressions, and AES encryption.
Stars: ✭ 110 (-16.03%)
Mutual labels:  encryption, aes
Gonnacry
A Linux Ransomware
Stars: ✭ 341 (+160.31%)
Mutual labels:  encryption, aes
Encryptor4j
Strong encryption for Java simplified
Stars: ✭ 92 (-29.77%)
Mutual labels:  encryption, aes
Fpga Imaging Library
An open source library for image processing on FPGA.
Stars: ✭ 325 (+148.09%)
Mutual labels:  verilog, fpga
Open Fpga Verilog Tutorial
Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464 (+254.2%)
Mutual labels:  verilog, fpga
Vunit
VUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+234.35%)
Mutual labels:  fpga, asic
Riscv Cores List
RISC-V Cores, SoC platforms and SoCs
Stars: ✭ 471 (+259.54%)
Mutual labels:  fpga, asic
Reduceron
FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (+135.11%)
Mutual labels:  verilog, fpga
Platformio Core
PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+4128.24%)
Mutual labels:  verilog, fpga
Uhd
The USRP™ Hardware Driver Repository
Stars: ✭ 544 (+315.27%)
Mutual labels:  verilog, fpga
Xjar
Spring Boot JAR 安全加密运行工具，支持的原生JAR。
Stars: ✭ 692 (+428.24%)
Mutual labels:  encryption, aes
Embedded Neural Network
collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
Stars: ✭ 495 (+277.86%)
Mutual labels:  fpga, asic
Hat.sh
encrypt and decrypt files in your browser. Fast, Secure client-side File Encryption and Decryption using the web crypto api
Stars: ✭ 886 (+576.34%)
Mutual labels:  encryption, aes
Aes
AES-128 hardware implementation
Stars: ✭ 25 (-80.92%)
Mutual labels:  fpga, aes
Hybrid Crypto Js
RSA+AES hybrid encryption implementation for JavaScript. Works with Node.js, React Native and modern browsers.
Stars: ✭ 87 (-33.59%)
Mutual labels:  encryption, aes
Beagle sdr gps
KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (+129.01%)
Mutual labels:  verilog, fpga
Rsyocto
🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-68.7%)
Mutual labels:  verilog, fpga
Mips Cpu
A MIPS CPU implemented in Verilog
Stars: ✭ 38 (-70.99%)
Mutual labels:  verilog, fpga
Wbscope
A wishbone controlled scope for FPGA's
Stars: ✭ 50 (-61.83%)
Mutual labels:  verilog, fpga
Higan Verilog
This is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-73.28%)
Mutual labels:  verilog, fpga
Fpga101 Workshop
FPGA 101 - Workshop materials
Stars: ✭ 54 (-58.78%)
Mutual labels:  verilog, fpga
Image Processing
Image Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-76.34%)
Mutual labels:  verilog, fpga
Symbiflow Examples
Example designs showing different ways to use SymbiFlow toolchains.
Stars: ✭ 71 (-45.8%)
Mutual labels:  verilog, fpga
Cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+773.28%)
Mutual labels:  fpga, asic
Simon speck ciphers
Implementations of the Simon and Speck Block Ciphers
Stars: ✭ 74 (-43.51%)
Mutual labels:  fpga, encryption
riscv-cores-list
RISC-V Cores, SoC platforms and SoCs
Stars: ✭ 651 (+396.95%)
Mutual labels:  asic, fpga
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (-70.99%)
Mutual labels:  fpga, verilog
Verilog
Repository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+125.95%)
Mutual labels:  verilog, fpga
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-41.22%)
Mutual labels:  verilog, fpga
Crypto Es
A cryptography algorithms library
Stars: ✭ 65 (-50.38%)
Mutual labels:  encryption, aes
61-120 of 1070 similar projects
‹ 
previous
next
 ›
next*5
 »