942 Open source projects that are alternatives of or similar to Aes

Implementations of the Simon and Speck Block Ciphers

SpinalHDL - Cryptography libraries

SPI master and slave for FPGA written in VHDL

Tools for running FPGA vendor toolchains with Docker

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Practical Cryptography for Developers: Hashes, MAC, Key Derivation, DHKE, Symmetric and Asymmetric Ciphers, Public Key Cryptosystems, RSA, Elliptic Curves, ECC, secp256k1, ECDH, ECIES, Digital Signatures, ECDSA, EdDSA

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

RFC 5297 SIV mode of operation in Java

Space Invaders game implemented with VHDL

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

A list of VHDL codes implementing cryptographic algorithms

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

CryptoSwift is a growing collection of standard and secure cryptographic algorithms implemented in Swift

Every cryptographic primitive needed to work on Ethereum, for the browser and Node.js

Image Processing Toolbox in Verilog using Basys3 FPGA

🔒 A set of high-level APIs over PointyCastle for two-way cryptography.

Scala based HDL

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

A Forth CPU and System on a Chip, based on the J1, written in VHDL

Caffe to VHDL

HDMI Out VHDL code for 7-series Xilinx FPGAs

An open-source VHDL library for FPGA design.

List of ideas for getting started with TimVideos projects

This repository contains synthesizable examples which use the PoC-Library.

HAL – The Hardware Analyzer

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

A Linux Ransomware

🇸Superpowered Audio, Networking and Cryptographics SDKs. High performance and cross platform on Android, iOS, macOS, tvOS, Linux, Windows and modern web browsers.

Cross-platform cryptographic functions in swift

🔓 CLI tool and library to execute padding oracle attacks easily, with support for concurrent network requests and an elegant UI.

Cryptographic primitives for MirageOS

Haskell to VHDL/Verilog/SystemVerilog compiler

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

A FPGA friendly 32 bit RISC-V CPU implementation

Personal blog source.

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

A reimplementation of a tiny stack CPU

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

Docker Development Environment for SpinalHDL

A simple three-stage RISC-V CPU

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

VUnit is a unit testing framework for VHDL/SystemVerilog

A JSON library implemented in VHDL.

Cross EDA Abstraction and Automation

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

👇 Add capacitive touch buttons to any FPGA!

An abstraction library for interfacing EDA tools

Compiler-free Python crypto library backed by the OS, supporting CPython and PyPy

Keyshuffling Attack for Persistent Early Code Execution in the Nintendo 3DS Secure Bootchain

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

A native implementation of TLS in Javascript and tools to write crypto-based and network-heavy webapps

Meta-repository for Miscreant: misuse-resistant symmetric encryption library with AES-SIV (RFC 5297) and AES-PMAC-SIV support

Compilation of useful documents and scientific papers about Blockchain & cryptocurrencies.

HashVoodoo FPGA Bitcoin Miner

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python