ElectronA mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-78.95%)
WbscopeA wishbone controlled scope for FPGA's
Stars: ✭ 50 (-79.76%)
UhdThe USRP™ Hardware Driver Repository
Stars: ✭ 544 (+120.24%)
LivehdLive Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-55.47%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+181.78%)
Mips CpuA MIPS CPU implemented in Verilog
Stars: ✭ 38 (-84.62%)
Rsyocto🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-83.4%)
AntikernelThe Antikernel operating system project
Stars: ✭ 75 (-69.64%)
AutofpgaA utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-56.28%)
OpenfpgaduinoAll open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-44.53%)
Openwifi HwFPGA/hardware design of openwifi
Stars: ✭ 181 (-26.72%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+2142.51%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+287.85%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-87.45%)
Biriscv32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (-15.79%)
HdlHDL libraries and projects
Stars: ✭ 727 (+194.33%)
Fpga Chip8CHIP-8 console on FPGA
Stars: ✭ 169 (-31.58%)
Jt gngCAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-73.68%)
NyuziprocessorGPGPU microprocessor architecture
Stars: ✭ 1,351 (+446.96%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-68.83%)
Wbuart32A simple, basic, formally verified UART controller
Stars: ✭ 133 (-46.15%)
Open Fpga Verilog TutorialLearn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464 (+87.85%)
LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-39.68%)
CascadeA Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (+67.21%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+92.31%)
Apio🌱 Open source ecosystem for open FPGA boards
Stars: ✭ 366 (+48.18%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+173.68%)
ZipcpuA small, light weight, RISC CPU soft core
Stars: ✭ 640 (+159.11%)
Wb2axipBus bridges and other odds and ends
Stars: ✭ 177 (-28.34%)
Icestudio❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+287.85%)
IrohaIntermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-87.85%)
Higan VerilogThis is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-85.83%)
ZbasicA bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
Stars: ✭ 27 (-89.07%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+321.46%)
Hrm CpuHuman Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-82.59%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+329.96%)
ReduceronFPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (+24.7%)
Red Pitaya NotesNotes on the Red Pitaya Open Source Instrument
Stars: ✭ 205 (-17%)
J1scA reimplementation of a tiny stack CPU
Stars: ✭ 64 (-74.09%)
Symbiflow ExamplesExample designs showing different ways to use SymbiFlow toolchains.
Stars: ✭ 71 (-71.26%)
Core jpegHigh throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-74.09%)
VgasimA Video display simulator
Stars: ✭ 94 (-61.94%)
AesVerilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-46.96%)
Open Register Design ToolTool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-48.99%)
Symbiflow Arch DefsFOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Stars: ✭ 137 (-44.53%)
ConnectalConnectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-52.63%)
VerilogRepository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+19.84%)
Beagle sdr gpsKiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (+21.46%)
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (-78.14%)
Vm80ai8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-53.85%)
Openwifiopen-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+813.77%)
TinytpuImplementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (-38.06%)