1566 Open source projects that are alternatives of or similar to Firesim

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

The Task Parallel System Composer (TaPaSCo)

SweRV EH1 core

A Just-In-Time Compiler for Verilog from VMware Research

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

GPGPU microprocessor architecture

CloudSimSDN is an SDN extension of CloudSim project to simulate SDN and SFC features in the context of a cloud data center.

A curated list of awesome open source hardware design tools

ARV: Asynchronous RISC-V Go High-level Functional Model

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

HW Design: A Functional Approach

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

Open source ultrasound processing modules and building blocks

Turning .NET assemblies into FPGA hardware for faster execution and lower power usage. See the Readme and https://hastlayer.com.

Cross EDA Abstraction and Automation

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

High-speed LaserDisc RF sampler

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Transient Array Radio Telescope

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

A simple three-stage RISC-V CPU

Homebrew game for homebrew FPGA game console

An abstraction library for interfacing EDA tools

32-bit Superscalar RISC-V CPU

LicheeTang 蜂鸟E203 Core

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Caffe to VHDL

Simple, orthogonal 32-bit computer architecture and environment

Scots Army Knife for electronics

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

Space Invaders game implemented with VHDL

All open source file and project for OpenFPGAduino project

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Connectal is a framework for software-driven hardware development.

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

Compact FPGA game console

HAL – The Hardware Analyzer

This repository contains iCEBreaker examples for Amaranth HDL.

Small Processing Unit 32: A compact RV32I CPU written in Verilog

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

RISC-V Cores, SoC platforms and SoCs

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

Yet Another RISC-V Implementation

A JSON library implemented in VHDL.

No-MMU Linux capable RISC-V SoC designed to be useful.

Scripts to build and use docker images including GHDL

List of ideas for getting started with TimVideos projects

Let's write intricate simulators!

VHDL-2008 Support Library

FPGA-based RISC-V CPU+SoC.

SweRV EL2 Core

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

A low cost FPGA development board for absolute newbies

RISC-V CPU Core (RV32IM)

Repository for basic (and not so basic) Verilog blocks with high re-use potential