xedaCross EDA Abstraction and Automation
Stars: β 25 (-21.87%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: β 270 (+743.75%)
cocotb-busPre-packaged testbenching tools and reusable bus interfaces for cocotb
Stars: β 20 (-37.5%)
getting-startedList of ideas for getting started with TimVideos projects
Stars: β 50 (+56.25%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: β 958 (+2893.75%)
Spam Bot 3000Social media research and promotion, semi-autonomous CLI bot
Stars: β 79 (+146.88%)
vboardVirtual development board for HDL design
Stars: β 32 (+0%)
vim-hdlVim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
Stars: β 59 (+84.38%)
OpenroadOpenROAD's unified application implementing an RTL-to-GDS Flow
Stars: β 270 (+743.75%)
RaasnetOpen-Source Ransomware As A Service for Linux, MacOS and Windows
Stars: β 371 (+1059.38%)
Awesome HdlHardware Description Languages
Stars: β 385 (+1103.13%)
Hdl checkerRepurposing existing HDL tools to help writing better code
Stars: β 103 (+221.88%)
Bpmn ElementsExecutable workflow elements based on BPMN 2.0
Stars: β 54 (+68.75%)
TinytpuImplementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: β 153 (+378.13%)
verilog-vcd-parserA parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
Stars: β 46 (+43.75%)
OpenROAD-flow-scriptsOpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
Stars: β 124 (+287.5%)
symbolatorHDL symbol generator
Stars: β 123 (+284.38%)
fpga-dockerTools for running FPGA vendor toolchains with Docker
Stars: β 54 (+68.75%)
Autoeda ResourcesA list of software and papers related to automatic and fast Exploratory Data Analysis
Stars: β 268 (+737.5%)
HgraphhGraph is an open source javascript library for visualizing health data.
Stars: β 273 (+753.13%)
OpentendoAn Open-Source HardWare (OSHW) recreation of the original 1985 front-loading NES Motherboard
Stars: β 362 (+1031.25%)
Beagle sdr gpsKiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: β 300 (+837.5%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: β 676 (+2012.5%)
SpinalhdlScala based HDL
Stars: β 696 (+2075%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: β 31 (-3.12%)
J1scA reimplementation of a tiny stack CPU
Stars: β 64 (+100%)
RggenCode generation tool for configuration and status registers
Stars: β 54 (+68.75%)
Open Register Design ToolTool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: β 126 (+293.75%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: β 1,041 (+3153.13%)
OpentimerA High-performance Timing Analysis Tool for VLSI Systems
Stars: β 213 (+565.63%)
DegateOpen source software for chip reverse engineering.
Stars: β 156 (+387.5%)
Bhban rpa6κ°μ μΉ μ
무λ₯Ό ν루 λ§μ λλ΄λ μ
무 μλν(μλ₯μΆνμ¬, 2020)μ μμ μ½λμ
λλ€. νμ΄μ¬μ ν λ²λ λ°°μλ³Έ μ μλ λΆλ€μ μν μμ μ΄λ©°, μμ
λΆν° λμμΈ, 맀ν¬λ‘, ν¬λ‘€λ§κΉμ§ μ
무 μλνμ κ΄λ ¨λ λ€μν λΆμΌ μμ κ° μ 곡λ©λλ€.
Stars: β 124 (+287.5%)
Neo430A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
Stars: β 120 (+275%)
vscode-terosHDLVHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: β 325 (+915.63%)
SpinalCryptoSpinalHDL - Cryptography libraries
Stars: β 36 (+12.5%)
SpinalDevDocker Development Environment for SpinalHDL
Stars: β 17 (-46.87%)
yavhdlYet Another VHDL tool
Stars: β 29 (-9.37%)
mathUseful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: β 15 (-53.12%)
Kactus2devKactus2 is a graphical EDA tool based on the IP-XACT standard.
Stars: β 82 (+156.25%)
PymeasureScientific measurement library for instruments, experiments, and live-plotting
Stars: β 255 (+696.88%)
JobsπΌ Post your open source design jobs, and find open source design to work on!
Stars: β 257 (+703.13%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: β 43 (+34.38%)
FontsA collection of rad, open-source typefaces that everyone needs in their lives.
Stars: β 24 (-25%)
Trezor Mcuπ Don't use this repo, use the new monorepo instead:
Stars: β 315 (+884.38%)
AugurPython library and web service for Open Source Software Health and Sustainability metrics & data collection.
Stars: β 304 (+850%)
MicrowattA tiny Open POWER ISA softcore written in VHDL 2008
Stars: β 383 (+1096.88%)
dockerScripts to build and use docker images including GHDL
Stars: β 27 (-15.62%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development π½ A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: β 5,539 (+17209.38%)
CirclebarA fun, easy-to-use tab bar navigation controller for iOS.
Stars: β 513 (+1503.13%)
Cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: β 740 (+2212.5%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: β 475 (+1384.38%)
How Companies HireAn inside look into how top tech companies hire
Stars: β 234 (+631.25%)
Smpybanditsπ¬ Research Framework for Single and Multi-Players π° Multi-Arms Bandits (MAB) Algorithms, implementing all the state-of-the-art algorithms for single-player (UCB, KL-UCB, Thompson...) and multi-player (MusicalChair, MEGA, rhoRand, MCTop/RandTopM etc).. Available on PyPI: https://pypi.org/project/SMPyBandits/ and documentation on
Stars: β 244 (+662.5%)
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: β 145 (+353.13%)
TalksRepository of publicly available talks by Leon Eyrich Jessen, PhD. Talks cover Data Science and R in the context of research
Stars: β 16 (-50%)