All Projects β†’ Ophidian β†’ Similar Projects or Alternatives

3175 Open source projects that are alternatives of or similar to Ophidian

xeda
Cross EDA Abstraction and Automation
Stars: ✭ 25 (-21.87%)
Mutual labels:  vhdl, eda, verilog
Edalize
An abstraction library for interfacing EDA tools
Stars: ✭ 270 (+743.75%)
Mutual labels:  verilog, vhdl, eda
Awesome Python Scripts
A curated collection of some 😍 cool Python scripts.
Stars: ✭ 128 (+300%)
Mutual labels:  automation, open-source
cocotb-bus
Pre-packaged testbenching tools and reusable bus interfaces for cocotb
Stars: ✭ 20 (-37.5%)
Mutual labels:  vhdl, verilog
getting-started
List of ideas for getting started with TimVideos projects
Stars: ✭ 50 (+56.25%)
Mutual labels:  vhdl, verilog
Clash Compiler
Haskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+2893.75%)
Mutual labels:  verilog, vhdl
Spam Bot 3000
Social media research and promotion, semi-autonomous CLI bot
Stars: ✭ 79 (+146.88%)
Mutual labels:  automation, research
vboard
Virtual development board for HDL design
Stars: ✭ 32 (+0%)
Mutual labels:  vhdl, verilog
vim-hdl
Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
Stars: ✭ 59 (+84.38%)
Mutual labels:  vhdl, verilog
Openroad
OpenROAD's unified application implementing an RTL-to-GDS Flow
Stars: ✭ 270 (+743.75%)
Mutual labels:  verilog, eda
Raasnet
Open-Source Ransomware As A Service for Linux, MacOS and Windows
Stars: ✭ 371 (+1059.38%)
Mutual labels:  research, open-source
Awesome Hdl
Hardware Description Languages
Stars: ✭ 385 (+1103.13%)
Mutual labels:  verilog, vhdl
Awesome Open Hardware Verification
A List of Free and Open Source Hardware Verification Tools and Frameworks
Stars: ✭ 103 (+221.88%)
Mutual labels:  verilog, vhdl
Hdl checker
Repurposing existing HDL tools to help writing better code
Stars: ✭ 103 (+221.88%)
Mutual labels:  verilog, vhdl
Bpmn Elements
Executable workflow elements based on BPMN 2.0
Stars: ✭ 54 (+68.75%)
Mutual labels:  automation, open-source
Tinytpu
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (+378.13%)
Mutual labels:  verilog, vhdl
verilog-vcd-parser
A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
Stars: ✭ 46 (+43.75%)
Mutual labels:  vhdl, verilog
OpenROAD-flow-scripts
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
Stars: ✭ 124 (+287.5%)
Mutual labels:  eda, verilog
symbolator
HDL symbol generator
Stars: ✭ 123 (+284.38%)
Mutual labels:  vhdl, verilog
fpga-docker
Tools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (+68.75%)
Mutual labels:  vhdl, verilog
Autoeda Resources
A list of software and papers related to automatic and fast Exploratory Data Analysis
Stars: ✭ 268 (+737.5%)
Mutual labels:  automation, eda
Hgraph
hGraph is an open source javascript library for visualizing health data.
Stars: ✭ 273 (+753.13%)
Mutual labels:  open-source, design
Opentendo
An Open-Source HardWare (OSHW) recreation of the original 1985 front-loading NES Motherboard
Stars: ✭ 362 (+1031.25%)
Mutual labels:  research, open-source
Beagle sdr gps
KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (+837.5%)
Mutual labels:  verilog, open-source
Platformio Vscode Ide
PlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+2012.5%)
Mutual labels:  verilog, embedded
Spinalhdl
Scala based HDL
Stars: ✭ 696 (+2075%)
Mutual labels:  verilog, vhdl
Image Processing
Image Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-3.12%)
Mutual labels:  verilog, vhdl
J1sc
A reimplementation of a tiny stack CPU
Stars: ✭ 64 (+100%)
Mutual labels:  verilog, vhdl
Rggen
Code generation tool for configuration and status registers
Stars: ✭ 54 (+68.75%)
Mutual labels:  verilog, eda
Open Register Design Tool
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (+293.75%)
Mutual labels:  verilog, eda
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+3153.13%)
Mutual labels:  verilog, vhdl
Opentimer
A High-performance Timing Analysis Tool for VLSI Systems
Stars: ✭ 213 (+565.63%)
Mutual labels:  verilog, eda
Degate
Open source software for chip reverse engineering.
Stars: ✭ 156 (+387.5%)
Mutual labels:  verilog, vhdl
Bhban rpa
6κ°œμ›” 치 업무λ₯Ό ν•˜λ£¨ λ§Œμ— λλ‚΄λŠ” 업무 μžλ™ν™”(생λŠ₯μΆœνŒμ‚¬, 2020)의 예제 μ½”λ“œμž…λ‹ˆλ‹€. νŒŒμ΄μ¬μ„ ν•œ λ²ˆλ„ λ°°μ›Œλ³Έ 적 μ—†λŠ” 뢄듀을 μœ„ν•œ 예제이며, μ—‘μ…€λΆ€ν„° λ””μžμΈ, 맀크둜, ν¬λ‘€λ§κΉŒμ§€ 업무 μžλ™ν™”μ™€ κ΄€λ ¨λœ λ‹€μ–‘ν•œ λΆ„μ•Ό μ˜ˆμ œκ°€ μ œκ³΅λ©λ‹ˆλ‹€.
Stars: ✭ 124 (+287.5%)
Mutual labels:  automation, design
Neo430
A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
Stars: ✭ 120 (+275%)
Mutual labels:  vhdl, open-source
vscode-terosHDL
VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: ✭ 325 (+915.63%)
Mutual labels:  vhdl, verilog
SpinalCrypto
SpinalHDL - Cryptography libraries
Stars: ✭ 36 (+12.5%)
Mutual labels:  vhdl, verilog
SpinalDev
Docker Development Environment for SpinalHDL
Stars: ✭ 17 (-46.87%)
Mutual labels:  vhdl, verilog
formal hw verification
Trying to verify Verilog/VHDL designs with formal methods and tools
Stars: ✭ 32 (+0%)
Mutual labels:  vhdl, verilog
yavhdl
Yet Another VHDL tool
Stars: ✭ 29 (-9.37%)
Mutual labels:  vhdl, eda
math
Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-53.12%)
Mutual labels:  vhdl, verilog
Kactus2dev
Kactus2 is a graphical EDA tool based on the IP-XACT standard.
Stars: ✭ 82 (+156.25%)
Mutual labels:  eda, design
Pymeasure
Scientific measurement library for instruments, experiments, and live-plotting
Stars: ✭ 255 (+696.88%)
Mutual labels:  automation, research
Jobs
πŸ’Ό Post your open source design jobs, and find open source design to work on!
Stars: ✭ 257 (+703.13%)
Mutual labels:  open-source, design
intfftk
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (+34.38%)
Mutual labels:  vhdl, verilog
Fonts
A collection of rad, open-source typefaces that everyone needs in their lives.
Stars: ✭ 24 (-25%)
Mutual labels:  open-source, design
Trezor Mcu
πŸ”’ Don't use this repo, use the new monorepo instead:
Stars: ✭ 315 (+884.38%)
Mutual labels:  open-source, embedded
Augur
Python library and web service for Open Source Software Health and Sustainability metrics & data collection.
Stars: ✭ 304 (+850%)
Mutual labels:  research, open-source
Microwatt
A tiny Open POWER ISA softcore written in VHDL 2008
Stars: ✭ 383 (+1096.88%)
Mutual labels:  verilog, vhdl
docker
Scripts to build and use docker images including GHDL
Stars: ✭ 27 (-15.62%)
Mutual labels:  vhdl, verilog
Platformio Core
PlatformIO is a professional collaborative platform for embedded development πŸ‘½ A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+17209.38%)
Mutual labels:  verilog, embedded
Circlebar
A fun, easy-to-use tab bar navigation controller for iOS.
Stars: ✭ 513 (+1503.13%)
Mutual labels:  open-source, design
Cocotb
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+2212.5%)
Mutual labels:  verilog, vhdl
Platformio Atom Ide
PlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+1384.38%)
Mutual labels:  verilog, embedded
How Companies Hire
An inside look into how top tech companies hire
Stars: ✭ 234 (+631.25%)
Mutual labels:  research, design
Smpybandits
πŸ”¬ Research Framework for Single and Multi-Players 🎰 Multi-Arms Bandits (MAB) Algorithms, implementing all the state-of-the-art algorithms for single-player (UCB, KL-UCB, Thompson...) and multi-player (MusicalChair, MEGA, rhoRand, MCTop/RandTopM etc).. Available on PyPI: https://pypi.org/project/SMPyBandits/ and documentation on
Stars: ✭ 244 (+662.5%)
Mutual labels:  research, open-source
hwt
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+353.13%)
Mutual labels:  vhdl, verilog
Vtr Verilog To Routing
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Stars: ✭ 466 (+1356.25%)
Mutual labels:  verilog, eda
Talks
Repository of publicly available talks by Leon Eyrich Jessen, PhD. Talks cover Data Science and R in the context of research
Stars: ✭ 16 (-50%)
Mutual labels:  research, teaching
Openapi3 Validator
Validator for OpenAPI v3 specs
Stars: ✭ 11 (-65.62%)
Mutual labels:  automation, open-source
1-60 of 3175 similar projects