630 Open source projects that are alternatives of or similar to platform-lattice_ice40

Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm

PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!

FPGA core for SHA256d mining targeting Lattice iCE40 devices.

Tools for running FPGA vendor toolchains with Docker

Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom

Small Processing Unit 32: A compact RV32I CPU written in Verilog

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

Cross EDA Abstraction and Automation

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Code generation tool for configuration and status registers

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

This is a higan/Verilator co-simulation example/framework

A wishbone controlled scope for FPGA's

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

Example designs showing different ways to use SymbiFlow toolchains.

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

FPGA-based RISC-V CPU+SoC.

A utility for Composing FPGA designs from Peripherals

FPGA 101 - Workshop materials

Compact FPGA game console

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

Yet Another Tetris on FPGA Implementation

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。

Image Processing Toolbox in Verilog using Basys3 FPGA

Haskell to VHDL/Verilog/SystemVerilog compiler

A MIPS CPU implemented in Verilog

❄️ Visual editor for open FPGA boards

A FPGA friendly 32 bit RISC-V CPU implementation

Human Resource Machine - CPU Design #HRM

A mixed signal netlist language (pre-alpha)

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

A reimplementation of a tiny stack CPU

The Antikernel operating system project

High throughput JPEG decoder in Verilog for FPGA

GPGPU microprocessor architecture

A Video display simulator

i8080 precise replica in Verilog, based on reverse engineering of real die

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

LicheeTang 蜂鸟E203 Core

A simple, basic, formally verified UART controller

All open source file and project for OpenFPGAduino project

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Recipe for FPGA cooking

Programmable multichannel ADPCM decoder for FPGA

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

CHIP-8 console on FPGA

Shakti: development platform for PlatformIO

Verilog Generator of Neural Net Digit Detector for FPGA

Docker Development Environment for SpinalHDL

32-bit Superscalar RISC-V CPU

FPGA/hardware design of openwifi

Notes on the Red Pitaya Open Source Instrument

CNN acceleration on virtex-7 FPGA with verilog HDL