Riscv vhdlPortable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+657.45%)
Opl3 fpgaReverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer
Stars: ✭ 255 (+442.55%)
Zedboard audioA Audio Interface for the Zedboard
Stars: ✭ 16 (-65.96%)
GcvideoGameCube Digital AV converter
Stars: ✭ 385 (+719.15%)
CryptoHDLA list of VHDL codes implementing cryptographic algorithms
Stars: ✭ 14 (-70.21%)
OpenrioContains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.
Stars: ✭ 23 (-51.06%)
Dsi ShieldArduino MIPI DSI Shield
Stars: ✭ 330 (+602.13%)
Lxp32 CpuA lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
Stars: ✭ 27 (-42.55%)
dockerScripts to build and use docker images including GHDL
Stars: ✭ 27 (-42.55%)
Sha 256 HdlAn implementation of original SHA-256 hash function in (RTL) VHDL
Stars: ✭ 6 (-87.23%)
VunitVUnit is a unit testing framework for VHDL/SystemVerilog
Stars: ✭ 438 (+831.91%)
PoC-ExamplesThis repository contains synthesizable examples which use the PoC-Library.
Stars: ✭ 27 (-42.55%)
NexyspsramAXI PSRAM Controller IP for use with Digilent Nexys 4
Stars: ✭ 7 (-85.11%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-34.04%)
NvcVHDL compiler and simulator
Stars: ✭ 347 (+638.3%)
AudioxtreamerASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.
Stars: ✭ 22 (-53.19%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+474.47%)
Open Source Fpga Bitcoin MinerA completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.
Stars: ✭ 989 (+2004.26%)
SmartVHDLSublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)
Stars: ✭ 12 (-74.47%)
I2s Interface VhdlA simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.
Stars: ✭ 6 (-87.23%)
vcdVCD file (Value Change Dump) command line viewer
Stars: ✭ 40 (-14.89%)
mathUseful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-68.09%)
Fpga webserverA work-in-progress for what is to be a software-free web server for static content.
Stars: ✭ 762 (+1521.28%)
GplgpuGPL v3 2D/3D graphics engine in verilog
Stars: ✭ 515 (+995.74%)
pyarch🔌 Hardware Abstraction Library in Python
Stars: ✭ 15 (-68.09%)
MulticompSimple custom computer on a FPGA
Stars: ✭ 8 (-82.98%)
Parallella HwParallella board design files
Stars: ✭ 389 (+727.66%)
Vhdl ModeA package for Sublime Text that aids coding in the VHDL language.
Stars: ✭ 31 (-34.04%)
Awesome HdlHardware Description Languages
Stars: ✭ 385 (+719.15%)
AesAES-128 hardware implementation
Stars: ✭ 25 (-46.81%)
MicrowattA tiny Open POWER ISA softcore written in VHDL 2008
Stars: ✭ 383 (+714.89%)
Mist BoardCore sources and tools for the MIST board
Stars: ✭ 350 (+644.68%)
F32cA 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Stars: ✭ 338 (+619.15%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+1938.3%)
HalHAL – The Hardware Analyzer
Stars: ✭ 298 (+534.04%)
Csi2rxOpen Source 4k CSI-2 Rx core for Xilinx FPGAs
Stars: ✭ 266 (+465.96%)
ScaffoldDonjon hardware tool for circuits security evaluation
Stars: ✭ 43 (-8.51%)
simple-riscvA simple three-stage RISC-V CPU
Stars: ✭ 14 (-70.21%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-8.51%)
Fpga BbcAcorn BBC Micro on an Altera DE1 FPGA board
Stars: ✭ 14 (-70.21%)
fpga puf🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
Stars: ✭ 44 (-6.38%)
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+208.51%)
FlearadioDigital FM Radio Receiver for FPGA
Stars: ✭ 36 (-23.4%)
getting-startedList of ideas for getting started with TimVideos projects
Stars: ✭ 50 (+6.38%)
QNICE-FPGAQNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
Stars: ✭ 51 (+8.51%)
Cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+1474.47%)
Fpga FftA highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
Stars: ✭ 45 (-4.26%)
VhdlVHDL Samples
Stars: ✭ 40 (-14.89%)
OphidianOphidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (-31.91%)
RewireExperimental compiler for a subset of Haskell to VHDL
Stars: ✭ 10 (-78.72%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+1380.85%)