149 Open source projects that are alternatives of or similar to vcd

SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Scripts to build and use docker images including GHDL

Docker Development Environment for SpinalHDL

Interface for MSX to Connect and use Raspberry Pi resources

Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.

Streaming based VHDL parser.

Simple implementation of cache using VHDL

An implementation of DisplayPort protocol for FPGAs

A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.

@elahe-dastan / @1995parham training and testing repository 📚 🤓

Yet Another VHDL tool

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

RISC-V by VectorBlox

A simple I2C minion in VHDL

bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

A simple RISC-V processor for use in FPGA designs.

VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin

Read and write VCD (Value Change Dump) files in Rust

Second version of homemade 30 MHz - 6 GHz VNA

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Space Invaders game implemented with VHDL

Library of VHDL components that are useful in larger designs.

VHDL formatter web online written in typescript

Trying to verify Verilog/VHDL designs with formal methods and tools

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

VHDL-2008 Support Library

MEGA65 FPGA core

Component video modification for the C64 8-bit computer

Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)

ggplot everything

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Tools for running FPGA vendor toolchains with Docker

OpenN@S: Open-source software to NAS automatic VHDL code generation

A Forth CPU and System on a Chip, based on the J1, written in VHDL

A JSON library implemented in VHDL.

A list of papers, docs, codes about model quantization. This repo is aimed to provide the info for model quantization research, we are continuously improving the project. Welcome to PR the works (papers, repositories) that are missed by the repo.

Virtual development board for HDL design

VHDL synthesis (based on ghdl)

A list of VHDL codes implementing cryptographic algorithms

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/

SpinalHDL - Cryptography libraries

Open source software for chip reverse engineering.

HDL symbol generator

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

HDMI Out VHDL code for 7-series Xilinx FPGAs

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

This repository contains synthesizable examples which use the PoC-Library.

OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...

Facilitates building open source tools for working with hardware description languages (HDLs)

A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA

Two RX-channel 6 GHz FMCW radar design files

Cross EDA Abstraction and Automation

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

List of ideas for getting started with TimVideos projects

🔌 Hardware Abstraction Library in Python

An open-source VHDL library for FPGA design.