333 Open source projects that are alternatives of or similar to zc_pcie_dma

DMA source and sink blocks for Xilinx Zynq FPGAs

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

mirror of https://git.elphel.com/Elphel/eddr3

Global Dark Mode for ALL apps on ANY platforms.

Simple, zero-copy DMA to/from userspace.

Vivado and PetaLinux projects for Zynq EBAZ4205 Board

SHA-256 IP core for ZedBoard (Zynq SoC)

Project X-Ray Database: XC7 Series

PYNQ Composabe Overlays

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware

Antmicro's fast, vendor-neutral DMA IP in Chisel

A JSON library implemented in VHDL.

Dockerfile with Vivado for CI

📡 Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz

Virtio implementation in SystemVerilog

📡 Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz

Tools for running FPGA vendor toolchains with Docker

An example of how to use the Xilinx ISE toolchain from the command line

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

An experiment for building gateware for the axiom micro / beta using nmigen and yosys

usb-jtag - Altera USB Blaster Emulation with a FX2

Turning .NET assemblies into FPGA hardware for faster execution and lower power usage. See the Readme and https://hastlayer.com.

Managed Machine Learning Systems and Internet of Things Live Lesson

32-bit Superscalar RISC-V CPU

Open source ultrasound processing modules and building blocks

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

80186 compatible SystemVerilog CPU core and FPGA reference design

Polyphony is Python based High-Level Synthesis compiler.

Notes on the Red Pitaya Open Source Instrument

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

Verilog Generator of Neural Net Digit Detector for FPGA

Small-scale Tensor Processing Unit built on an FPGA

Fixed point package for Python.

An Open-source FPGA IP Generator

FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)

A curated collection of technical documentation for Arcades, Handhelds, Consoles, Computers and MCU’s.

FPGA/hardware design of openwifi

Bus bridges and other odds and ends

A SoC implementation of a PDP-8/I for the PiDP-8/I console

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

CHIP-8 console on FPGA

Recipe for FPGA cooking

A curated list of awesome open source hardware design tools

HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing

Yet Another Tetris on FPGA Implementation

MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Docker Development Environment for SpinalHDL

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

PlutoSDR Firmware

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Build Customized FPGA Implementations for Vivado

🎯 soap - Structural Optimisation of Arithmetic Programs

A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

Must-have verilog systemverilog modules

Space Invaders game implemented with VHDL

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.