342 Open source projects that are alternatives of or similar to Fpg1

通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器

An FPGA based GDROM emulator for the Sega Dreamcast

SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

A Video display simulator

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Dreamcast HDMI

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"

NES in Verilog

i8080 precise replica in Verilog, based on reverse engineering of real die

FuseSoC-based SoC for SweRV EH1

LicheeTang 蜂鸟E203 Core

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Chisel 3: A Modern Hardware Design Language

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

浙江大学计算机体系结构课程实验

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

SystemVerilog linter

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

GPGPU microprocessor architecture

All open source file and project for OpenFPGAduino project

Ham Radio hat for Raspberry PI

SystemVerilog language server

Verilog version of Z-scale (deprecated)

FPGA implementation of Cellular Neural Network (CNN)

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Core description files for FuseSoC

Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)

Test suite designed to check compliance with the SystemVerilog standard.

A simple, basic, formally verified UART controller

A utility for Composing FPGA designs from Peripherals

NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]

RePlAce global placement tool

🌱 ❄️ Collection of open-source peripherals in Verilog

A convolutional neural network implemented in hardware (verilog)

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

Repurposing existing HDL tools to help writing better code

All code found on nandland is here. underconstruction.gif

Verilog module for calculation of FFT.

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

A List of Free and Open Source Hardware Verification Tools and Frameworks

PicoRV32 - A Size-Optimized RISC-V CPU

A 32-bit Microcontroller featuring a RISC-V core

iCESugar FPGA Board (base on iCE40UP5k)

Pano Logic G2 Reverse Engineering Project

A Verilog implementation of DisplayPort protocol for FPGAs

Light-weight RISC-V RV32IMC microcontroller core.

Repository for the SCALE-MAMBA MPC system

奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）

Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code

Compact FPGA game console

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.

Open source software for chip reverse engineering.

SystemVerilog to Verilog conversion

SystemVerilog compiler and language services

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

Connectal is a framework for software-driven hardware development.