946 Open source projects that are alternatives of or similar to Fpga_readings

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

FPGA-based RISC-V CPU+SoC.

FPGA/hardware design of openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

Sphinx Extension which generates various types of diagrams from Verilog code.

Docker Development Environment for SpinalHDL

Code generation tool for configuration and status registers

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

SpinalHDL - Cryptography libraries

Haskell library for hardware description

FPGA-based JPEG-LS image compressor.

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Scala based HDL

Imitate SDcard using FPGAs.

Virtio implementation in SystemVerilog

Various HDL (Verilog) IP Cores

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Machine learning in FPGAs using HLS

Verilog to Routing -- Open Source CAD Flow for FPGA Research

The USRP™ Hardware Driver Repository

Chisel 3: A Modern Hardware Design Language

PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!

HDL libraries and projects

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

A Just-In-Time Compiler for Verilog from VMware Research

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

SweRV EH1 core

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

A small, light weight, RISC CPU soft core

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

Haskell to VHDL/Verilog/SystemVerilog compiler

❄️ Visual editor for open FPGA boards

Image Processing Toolbox in Verilog using Basys3 FPGA

All open source file and project for OpenFPGAduino project

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

A MIPS CPU implemented in Verilog

Human Resource Machine - CPU Design #HRM

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

🌱 Open source ecosystem for open FPGA boards

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

This is a higan/Verilator co-simulation example/framework

A FPGA friendly 32 bit RISC-V CPU implementation

A wishbone controlled scope for FPGA's

HLS branch of Halide

FPGA 101 - Workshop materials

High throughput JPEG decoder in Verilog for FPGA

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

A reimplementation of a tiny stack CPU

Example designs showing different ways to use SymbiFlow toolchains.

SweRV EL2 Core

LicheeTang 蜂鸟E203 Core

A simple, basic, formally verified UART controller

A mixed signal netlist language (pre-alpha)

The Antikernel operating system project

Compact FPGA game console